


02 Magnetic Random Access Memory

- Non-volatility
- Read-out operation
- Spin-transfer torque
- Coherent tunnelling
- Perpendicular magnetisation
- Content addressable memory

10:00 11/February/2016 Thursday (B/B 103)



Memory Types



* <http://www.semiconductorjapan.net/serial/lesson/12.html>



Advantages of MRAM

	MRAM	FeRAM	FLASH	DRAM	SRAM	1" HDD
Non-volatility	✓	✓	✓	×	×	✓
Read time	300 ns (GMR) <60 ns (TMR)	100 ~ 200 ns	50 ns	✓	✓✓	~ 10 ms
Write time	< 10 ns	~100 ns	~ 10 μs	✓	✓✓	~ 10 ms
Repetition	> 10 ¹⁵	10 ⁹ ~ 10 ¹²	10 ⁵	✓	✓✓	✓✓
Cell density	6 ~ 12 F ²	8 F ²	4 F ²	✓	Δ	—
Chip capacity	> 1 Gb	< 10 Mb	> 1 Gb			—
Power	< 10 mW	> 10 mW	Δ	Δ	✓	> 1 W
Soft error hardness	✓	✓	✓	✓	×	✓
Process cost	RT process	HT process	Lower bit cost			Lowest bit cost


* After K. Inomata, *J. Magn. Soc. Jpn.* 23, 1826 (1999).



Magnetic Random Access Memory

Basic operation of magnetic random access memory (MRAM) :

Reading




* S. S. P. Parkin, *1st Int'l Sch. on Spintronics and Quantum Info. Tech.*, May 13-15, 201 (Maui, HI, USA).


MRAM Cell



MRAM cell structure :



MRAM read-out :






* <http://www.wikipedia.org/>

MRAM Products



Freescale (now EverSpin Technologies) 4 Mbit MRAM :




* <http://www.freescale.com/>;

** <http://www.chipworks.com/blogs.aspx?id=2514>



Improved MRAM Operation

Required writing currents for several techniques dependent upon cell size :




* S. Nakamura, Y. Saito and H. Morise, *Toshiba Rev.* 61, 40 (2006).



Current-Induced Magnetisation Reversal

Anti-parallel (AP) \leftrightarrow parallel (P) reversal in a GMR / TMR junction :





Spin-transfer torque (STT) **

* M. Oogane and T. Miyazaki, "Magnetic Random Access Memory," in *Epitaxial Ferromagnetic Films and Spintronic Applications*, A. Hirohata and Y. Otani (Eds.) (Research Signpost, Kerala, 2009) p. 335.
** J. Slonczewski, *J. Magn. Magn. Mater.* 159, L1 (1996); L. Berger, *Phys. Rev. B* 54, 9353 (1996).



STT-MRAM Products

In 2012, EverSpin Technologies introduced 64 Mbit MRAM :



500x Performance...

	NAND	MRAM
Density	64Gb	1Gb
Power	80mW	400mW
4kB Write IOPS	800	400k
Cost/GB	1	50

...at only 5x Power

* <http://www.everspin.com/>



STT-MRAM Advantages 1


ST-MRAM Delivering 10x better Price/Performance

Cloud Storage Needs:

- More content & users, instant access
- Better response times from storage
- Predictable balanced performance



Nanosecond-class MRAM Storage



NAND SSD

500x Performance...

	NAND	MRAM
Density	64Gb	1Gb
Latency	50us	45ns
4kB Write IOPS	800	400k
Cost/GB	1	50

...at only 50x Cost/GB



MRAM SSD



13

* <http://www.everspin.com/>




STT-MRAM Advantages 2

ST-MRAM

Delivering 100x Power/Performance

Data Center needs:

- Number of servers & CPU cores exploding
- Better bandwidth & IOPS to handle Big Data
- More performance @ less power to scale up



High Performance, Power-Efficient MRAM Storage

500x Performance...

	NAND	MRAM
Density	64Gb	1Gb
Power	80mW	400mW
4kB Write IOPS	800	400k
Cost/GB	1	50

...at only 5x Power

NAND SSD → **MRAM SSD**



14



* <http://www.everspin.com/>



Spin-Dependent Electron Tunneling

Jullière's model :

FM / insulator / FM junctions *




* M. Jullière., *Phys. Rep.* 54A, 225 (1975).



TMR for Device Applications


Recent progress in TMR ratios :



> 400 % (604 % in 2008) TMR ratio has been achieved !
 ↓
 > Gbit MRAM can be realised.

NOT following Jullière's model : **

$$TMR = 2P_1P_2 / (1 - P_1P_2)$$




** M. Jullière., *Phys. Rep.* 54A, 225 (1975);
 ** S. S. P. Parkin, *1st Int'l Sch. on Spintronics and Quantum Info. Tech.*, May 13-15, 2001 (Maui, HI, USA).




Improved Tunnel Barriers

Conventional amorphous barriers : *



Epitaxial (oriented) barriers : *





* After S. Yuasa et al., *28th Annual Conference on Magnetism*, Sep. 21-24, 2004 (Okinawa, Japan).



Perpendicular MTJ

In 2007, Toshiba demonstrated STT operation with perpendicular magnetisation : *



Typical operating range of STT-MRAM or MRAM. There has been a trade-off between operating current and memory operating times: the faster the performance the higher the power consumption and vice-versa. Toshiba's STT-MRAM overcomes this.

Breakthrough!

Power consumption is about one-tenth that of prior prototypes.

Reported devices


- 1 Spintech APL 2009
- 2 Univ. of Minnesota J. Phys. D 2012
- 3 IBM APL 2011
- 4 Spintech APL 2011
- 5 Toshiba IEDM 2008

* <http://www.toshiba.co.jp/>




Advantages of Perpendicular MTJ

Energy barrier can be lowered using perpendicular magnetisation : *






Magnetisation reversal by spin-transfer torque

Magnetisation reversal by thermal fluctuation




Magnetisation reversal by spin-transfer torque

Magnetisation reversal by thermal fluctuation



50-nm perpendicular MTJ





* <http://www.toshiba.co.jp/>



Content Addressable Memory (CAM)

In 2011, NEC and Tohoku University announced a new memory concept : *

- ✓ Fast latency : 5 ns
- ✓ Low power consumption : 9.4 mW
- ✓ 50 % area reduction by sharing transistors




* <http://www.csis.tohoku.ac.jp/>






Thermally Assisted (TA)-MRAM

Crucis demonstrated 1-Mbit MRAM with thermally assisted STT operation : *

TAS-FIMS :



TAS-STT :




* I. L. Prejbeanu *et al.*, *J. Phys. D: Appl. Phys.* **46**, 074002 (2013).



Reduced Energy Consumption

3-orders of reduction in energy consumption was demonstrated by UCLA team : *



Photographs of MeRAM memory bits developed by the UCLA team.

Voltage-induced magnetisation reversal was used.

* <http://newsroom.ucla.edu/portal/ucla/ucla-engineers-have-developed-241538.aspx>



Comparison between Next-Generation Memories

Table 1 Representative NV-RAM Available 2007-08 Comparison of large-capacity NV-RAM chips available on the merchandise market.

Memory type	FeRAM (ferroelectric memory)	MRAM (magnetic memory)	PRAM (phase-change memory)
Manufacturer	Fujitsu	Ramtron International	Freemicro Semiconductor
Model	M85R2001/ M85R2002	FM22L16	MR2A16A
Capacity	2-Mbit	4-Mbit	128-Mbit/1-Gbit/2-Gbit
Word configuration	256kwords x 8 512kwords x 16	256kwords x 16	256kwords x 16
Access time	100ns	55ns	35ns
Cycle time	150ns	110ns	35ns
Operating current consumption	Read: 15mA Write: 15mA	18mA	80mA
Standby current	50µA	150µA	12mA
Rewrites	10 ⁶ or higher	10 ⁴ times or higher	Effectively infinite (more than 10 ¹⁶ times)
Supply voltage	3V to 3.6V	2.7V to 3.6V	3V to 3.6V
Operating temperature	-20°C to +85°C	-40°C to +85°C	0 to +70°C (general use), -40°C to +85°C (industrial use), -40°C to +105°C (expanded temp range)
Data retention time	10 years min (+55°C)	10 years	20 years
Interface	Pseudo-SRAM compliant with asynchronous SRAM	Asynchronous SRAM	Asynchronous SRAM
Package	48-pin TSOP	44-pin TSOP	44-pin TSOP
Manufacturing technology	180nm	130nm	90nm/45nm/45nm
Memory cell configuration	1 transistor + 1 capacitor	1 transistor + 1 capacitor (stacked)	1 transistor + 1 TMR device
Memory cell area	Not disclosed	0.71µm ²	Not disclosed
Sample shipment start	Samples shipping	Samples shipping	Samples shipping
Volume production start	Volume production stance established	Small-lot production from 3Q 2007, volume production from 4Q 2007	General-application chips in volume production now
Chip manufacturing	In-house	Outsourced to Texas Instruments	In-house
Price	Samples ¥2000	US\$19.00 in lots of 10,000	US\$14.99 in lots of 10,000 for general use, US\$4.99 in lots of 10,000 for expanded temp range

* Specifications for Samsung Electronics products have not been disclosed. Specifications shown are those announced at IEDM 2006 by Samsung Electronics in December 2006 for a 512-Mbit prototype.

** Most NOR Flash memory has a write time (per-byte) of about 6µs to 7µs.

* <http://techon.nikkeibp.co.jp/article/HONSHI/20070926/139715/>