



* http://www.semiconductorjapan.net/serial/lesson/12.html

	MRAM	FeRAM	FLASH	DRAM	SRAM	1" HDD
Non- volatality	4	4	4	×	×	1
Read time	300 ns (GMR) <60 ns (TMR)	100 ~ 200 ns	50 ns	J	44	~ 10 ms
Write time	< 10 ns	~100 ns	~ 10 µs	1	11	~ 10 ms
Repetition	> 10 15	10 ⁹ ~10 ¹²	10 ⁵	1	11	11
Cell density	6 ~ 12 F ²	8 F ²	4 F ²	1	Δ	_
Chip capacity	> 1 Gb	< 10 Mb	> 1 Gb			_
Power	< 10 mW	> 10 mW	Δ	Δ	4	> 1 W
Soft error hardness	1	1	1	1	×	1
Process cost	RT process	HT process	Lower bit cost			Lowest bit cost

Advantages of MRAM

* After K. Inomata, J. Magn. Soc. Jpn. 23, 1826 (1999).



<u>____</u>

Magnetic Random Access Memory

Basic operation of magnetic random access memory (MRAM) :



* S. S. P. Parkin, 1st Int'l Sch. on Spintronics and Quantum Info. Tech., May 13-15, 201 (Maui, HI, USA).



* http://www.wikipedia.org/



* http://www.freescale.com/; ** http://www.chipworks.com/blogs.aspx?id=2514



* S. Nakamura, Y. Saito and H. Morise, Toshiba Rev. 61, 40 (2006).





Spin-transfer torque (STT) **

* M. Oogane and T. Miyazaki, "Magnetic Random Access Memory," in Epitaxial Ferromagnetic Films and Spintronic Applications, A. Hirohata and Y. Otani (Eds.) (Research Signpost, Kerala, 2009) p. 335. ** J. Slonczewski, J. Magn. Magn. Mater. 159, L1 (1996); L. Berger, Phys. Rev. B 54, 9353 (1996).

STT-MRAM Products

In 2012, EverSpin Technologies introduced 64 Mbit MRAM :

X

	500x Performance			
		NAND	MRAM	
- 064M	Density	64Gb	1Gb	
-MD3Dave M	Power	80mW	400mW	
SPIN	4kB Write IOPS	800	400k	
0.000	Cost/GB	1	50	
	at onl	at only 5x Power		
THE PARTY				
1 - Louis				

* http://www.everspin.com/



* http://www.everspin.com/





* M. Jullière., Phys. Rep. 54A, 225 (1975).





* After S. Yuasa et al., 28th Annual Conference on Magnetics, Sep. 21-24, 2004 (Okinawa, Japan).

Perpendicular MTJ



Advantages of Perpendicular MTJ

Energy barrier can be lowered using perpendicular magnetisation : *

X





* http://www.csis.tohoku.ac.jp/



* I. L. Prejbeanu et al., J. Phys. D: Appl. Phys. 46, 074002 (2013).



Voltage-induced magnetisation reversal was used.

* http://newsroom.ucla.edu/portal/ucla/ucla-engineers-have-developed-241538.aspx



Comparison between Next-Generation Memories

Table 1 Repre	esenta	tive NV-RAM Availab	le 2007-08 Comparis	son of large-capacity I	VV-RAM chips available on the	he merchandise market.	
Memory type FeRAM (ferroelectric memory)			MRAM (magnetic memory)	PRAM (phase-change memory)			
Manufacturer Fujitsu		Fujitsu	Ramtron International	Freescale Semiconductor	Intel	Samsung Electronics	
Model MB85R2001/ MB85R2002		MB85R2001/ MB85R2002	FM22L16	MR2A16A	Not disclosed	Not disclosed	
Capacity		2-Mbit	4-Mbit	4-Mbit	128-Mbit/1-Gbit/2-Gbit	512-Mbit"	
Word configuration		256Kwords x 8/128Kwords x 16	256Kwords x 16	256Kwords x 16	Not disclosed	32Mword x 16"	
Access time		100ns	55ns	35ns	Read equivalent to DRAM, NOR Flash memory, etc	Not disclosed	
Cycle time		150ns	110ns	35ns	Read time tens of ns to 100ns, equivalent to DRAM, NOR Flash memory, etc. Write expected to be significantly faster than NOR Flash memory, but slightly longer than DRAM. ²	Write about 1/30th of NOR Flash memory ^{'s}	
Operating	Read	15mA	18mA	80mA	Not disclosed	Not disclosed	
current consumption	Write	15mA	18mA	155mA	Not disclosed	Not disclosed	
Standby current		50µA	150µA	12mA	Not disclosed	Not disclosed	
Rewrites		10 ¹⁰ or higher	10 st times or higher	Effectively infinite (more than 101º times)	10 ^e times or higher	10 ⁵ times or higher's	
Supply voltage		3V to 3.6V	2.7V to 3.6V	3V to 3.6V	3V /3V /1.8V	1.8V ¹	
Operating temperature		-20°C to +85°C	-40°C to +85°C	0 to +70°C (general use), -40°C to +85°C (industrial use), -40°C to +105°C (expanded temp range)	Not disclosed	Not disclosed	
Data retention time		10 years min (+55°C)	10 years	20 years	10 years min (+85°C)	10 years min (+85°C)'s	
Interface		Pseudo-SRAM compliant with asynchronous SRAM	Asynchronous SRAM	Asynchronous SRAM	Not disclosed	Not disclosed	
Package		48-pin TSOP	44-pin TSOP	44-pin TSOP	Not disclosed	Not disclosed	
Manufacturing technology		180nm	130nm	Not disclosed	90nm/45nm/45nm	90nm''	
Memory cell configuration		1 transistor + 1 capacitor	1 transistor + 1 capacitor (stacked)	1 transistor + 1 TMR device	Not disclosed	1 diode + 1 phase-change device	
Memory cell a	rea	Not disclosed	0.71µm²	Not disclosed	Not disclosed	0.0467µm²	
Sample shipm start	ent	Samples shipping	Samples shipping	Samples shipping	3Q 2007 / Not disclosed / Not disclosed	2008	
Volume production start		Volume production stance established	Small-lot production from 3Q 2007, volume production from 4Q 2007	General-application chips in volume production now	Early 2008 /2H or later 2008 /2H 2008	Not disclosed	
Chip manufact	turing	In-house	Outsourced to Texas Instruments	In-house	In-house	In-house	
Price		Samples ¥2000	US\$19.00 in lots of 10,000	US\$14.99 in lots of 10,000 for general use, US\$24.99 in lots of 10,000 for expanded temp range	Not disclosed	Not disclosed	

¹ Specifications for Samsung Electronics products have not been used in December 2006 for a 512-Mbit prototype.
² Most NOR Flash memory has a write time (per-byte) of about 6µs to 7µs.

* http://techon.nikkeibp.co.jp/article/HONSHI/20070926/139715/