


Applications of SNNs - Networks for Fault-tolerance

**Martin Trefzer, Andy Tyrrell, Andrew Walter
& Shimeng Wu**
*School of Physics, Engineering & Technology
University of York*

**Jim Harkin, Liam McDaid, Malachy McElholm
& Thandassery Nidhin**
*School of Computing, Engineering
& Intelligent Systems
Ulster University*

jg.harkin@ulster.ac.uk

Motivation



- **Reliability** is a significant challenge for modern **electronic systems**.
- Increased physical defects in advanced silicon manufacturing processes; wear-out faults etc. Permanent, Temp. (SEU, Electromagnetic Interference)

(2021) Apple M1 Pro (33 billion) and M1 Max (57 billion)

FEBRUARY 20, 2020

Logic/Foundry Process Roadmaps (for Volume Production)

	2015	2016	2017	2018	2019	2020	2021
Intel		14nm+ FDSD	10nm FDSD	7nm FDSD	5nm FDSD	3nm FDSD	2nm FDSD
Samsung	28nm FDSD	10nm	7nm FDSD	5nm FDSD	3nm FDSD	2nm FDSD	1.5nm FDSD
TSMC	16nm+ FDSD	10nm	7nm FDSD	5nm FDSD	3nm FDSD	2nm FDSD	1.5nm FDSD
GlobalFoundries	14nm FDSD	10nm	7nm FDSD	5nm FDSD	3nm FDSD	2nm FDSD	1.5nm FDSD
SMIC	28nm	14nm	10nm	7nm	5nm	3nm	2nm
UMC		14nm FDSD	10nm	7nm	5nm	3nm	2nm


Note: What defines a process "generation" and the start of "volume" production varies from company to company, and may be influenced by marketing embellishments, so these points of transition should only be seen as very general guidelines.
Sources: Companies, conference reports, IC Insights

*"With device feature sizes projected to decrease to **less than 5 nm** within the next 10 years, scaling as we know it is expected to soon reach its physical limits or get to a point where cost and **reliability issues** far outweigh the benefits."*

Now 2nm and below

IEEE International Roadmap for Devices and Systems (IRDS), 2020

Self-X



Self-X {
self-monitor
self-detect
self-repair

- Traditional approaches: redundancy/replication models, error correction techniques, radiation hardening, Evolutionary/reconfigurable.
- Limited levels of reliability – constraints on:
 - **number of faults** that can be tolerated (degree)
 - **level of granularity** with which repairs can be implemented
 - Often a **central repair mechanism** not distributed, therefore fault-prone

Operation of Fault Tolerant Systems

- There are several key areas in the development of fault tolerant hardware computing systems:

- Fault **monitoring/detecting**

- be able to detect a fault has occurred


- Fault **test** and **diagnostics**

- where the fault is located

- the type of fault (transient, temporary or permanent)

- Fault tolerant **decision**

- what can be done to restore the system's operation, i.e. how can the fault be tolerated.




'Reliability': Unmet Need

- We can learn a lot from biology, in particular neuroscience!
- Brain processing : robust and power-efficient information computing.

Look to **mimic** fault-tolerant capability of the human brain (to a degree) to build reliable computing hardware.

Brain employs a massively parallel computational network comprising of $\sim 10^{11}$ neurons and $\sim 10^{15}$ synapses.


- Exploit the brain's self-repair mechanism (**astrocyte** cells)
- Aim to develop **astrocyte-neuron networks**.....
"Self-rePAiring spiking Neuron NETwork" (SPANNER)



More Knowledge on Brain Repair

- Astrocyte enwraps many ($\sim 10^5$) synapses and can connect to multiple ($\sim 6-8$) neighbouring neurons.
- The connection between the astrocyte and neurons is named the *tripartite synapse*.
- When an action potential (AP) arrives at the presynaptic axon how do we describe the interactions between the neurons, synapses and astrocyte?

Astrocyte-Neuron (AN) Model



Software Model (AN) - A tripartite synapse story

Action potential (Spike) - presynaptic axon

↓

Neuro-transmitter (**Glutamate**) is released across the cleft and binds to the receptors of the postsynaptic terminal.

↓

After depolarization of postsynaptic neuron, a type of endocannabinoid (**2-AG**) is synthesized and released from dendrite. **2-AG** feeds back to the *pre-synaptic terminal* in **two ways**:

↓

Directly

2-AG binds directly to the type 1 Cannabinoid Receptors (CB1Rs) of the presynaptic terminal.

↓

This causes a decrease of transmission probability rate (**PR**) of the synapses, and is termed **Depolarization-induced Suppression of Excitation (DSE)**.

↓

Indirectly

2-AG binds to CB1Rs of the astrocyte cell.

↓

Increasing the IP₃ level

↓


Triggers the release of calcium (Ca²⁺)

↓

Releases the glutamate (Glu) and binds to the receptors in the synapse


↓

Termed **e-SP**, this results in an **increase** of synapse probability of release (**PR**).




**New
Probability
of
Release!**

The Bigger Picture - “Astro-Neuron Network”



The Bigger Picture - “Astro-Neuron Network”




Self-repair of a 'Small' Astrocyte-Neuron Network

Temporary
Faults
injected

PR of Synapse #1




PR of Synapse #10




Neuron #2 under
80% fault rate
with temporary
faults.
(80% - severely
damaged)

Moving to Hardware


- Explored the mapping to hardware as it enables repairs to be achieved when the underlying hardware is unreliable.



FPGA Hardware Implementation



- Astrocyte-neuron network with 2 neurons (N1, N2), 20 synapses (C1, C2), and 1 astrocyte cell (A).




- Xilinx Virtex-7 XC7VX485T
- Vivado High Level Synthesis tool to generate the IP blocks





Xilinx VC707 development board

'Small' Astrocyte-Neuron Network to FPGAs


- 1 astrocyte, 2 neurons (20 synapse)



Xilinx Virtex-7 XC7VX485T




Fault density	Platform	Average output frequency	
		Neuron 1	Neuron 2
0%	Simulation	7.19	7.20
	Hardware	7.28	7.27
40%	Simulation	7.38	6.81
	Hardware	7.37	6.88
80%	Simulation	7.38	5.68
	Hardware	7.37	5.75



Challenges

- **Model real applications:** Larger networks.
- **Key functional blocks:** Astrocyte, tri-partite synapse and learning rule (trade-off computational complexity for key principle with area/power efficiency)
- **On-chip interconnect:** High levels of connections, different time scales, different data – spike events, numeric data values (increased interconnect problem due to astrocyte connections – scalability solutions required)
- **Tool-chain:** Tools to map application to network paradigm, program the hardware, fault injection, data analysis and visualisation.



Summary

- ❑ Opportunities to fault tolerance not just from the parallelization of partial computations across multiple synapses and neurons.
- ❑ Challenges remain in classification of faults and mitigations and **system level** approaches to bio-inspired fault tolerance.

