

# The DeCCo project papers II

## Z Specification of Asp

Susan Stepney and Ian T. Nabney

University of York Technical Report YCS-2002-359

June 2003

© Crown Copyright 2003

**PERMITTED USES.** This material may be accessed as downloaded onto electronic, magnetic, optical or similar storage media provided that such activities are for private research, study or in-house use only.

**RESTRICTED USES.** This material must not be copied, distributed, published or sold without the permission of the Controller of Her Britannic Majesty's Stationery Office.



## Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Asp, AspAL, and XAspAL . . . . .	1
1.2	Overview of the Asp device . . . . .	1
<b>2</b>	<b>Abstract syntax</b>	<b>3</b>
2.1	Instructions . . . . .	4
2.2	Program . . . . .	8
<b>3</b>	<b>Concrete syntax</b>	<b>10</b>
3.1	Asp concrete syntax . . . . .	10
3.2	AspAL concrete syntax . . . . .	10
<b>4</b>	<b>Asp and AspAL domains</b>	<b>12</b>
4.1	Store or Contents . . . . .	12
4.2	State . . . . .	12
4.3	Continuations . . . . .	13
4.4	Environments . . . . .	14
4.5	State updating functions . . . . .	14
4.6	State retrieval functions . . . . .	18
<b>5</b>	<b>Dynamic semantics</b>	<b>20</b>
5.1	Meaning function . . . . .	20
5.2	Load instructions . . . . .	22
5.3	Logical instructions . . . . .	25
5.4	Equality instructions . . . . .	27
5.5	Rotation instructions . . . . .	27
5.6	Carry bit instructions . . . . .	28
5.7	Halt and Nop . . . . .	29
5.8	Arithmetic operators . . . . .	30
5.9	Comparison operators . . . . .	33
5.10	Data address manipulations . . . . .	34
5.11	Program address manipulations . . . . .	36
5.12	Remaining XAspAL instructions . . . . .	39
5.13	Program semantics . . . . .	40
<b>A</b>	<b>General DeCCo Toolkit</b>	<b>43</b>

A.1	Raising to a power . . . . .	43
A.2	Bits . . . . .	44
<b>B</b>	<b>AspAL Toolkit definitions</b>	<b>46</b>
B.1	Addresses and values . . . . .	46
B.2	Value conversion . . . . .	47

## Preface

### Historical background of the DeCCo project

In 1990 Logica's Formal Methods Team performed a study for RSRE (now QinetiQ) into how to develop a compiler for high integrity applications that is itself of high integrity. In that study, the source language was Spark, a subset of Ada designed for safety critical applications, and the target was Viper, a high integrity processor. Logica's Formal Methods Team developed a mathematical technique for specifying a compiler and proving it correct, and developed a small proof of concept prototype. The study is described in [Stepney *et al.* 1991], and the small case study is worked up in full, including all the proofs, in [Stepney 1993]. Experience of using the PVS tool to prove the small case study is reported in [Stringer-Calvert *et al.* 1997]. Further developments to the method to allow separate compilation are described in [Stepney 1998].

Engineers at AWE read about the study and realised the technique could be used to implement a compiler for their own high integrity processor, called the ASP (Arming System Processor). They contacted Logica, and between 1992 and 2001 Logica used these techniques to deliver a high integrity compiler, integrated in a development and test environment, for progressively larger subsets of Pascal.

The full specifications of the final version of the DeCCo compiler are reproduced in these technical reports. These are written in the Z specification language. The variant of Z used is that supported by the *Z Specific Formaliser* tool [Formaliser], which was used to prepare and type-check all the DeCCo specifications. This variant is essentially the Z described in the *Z Reference Manual* [Spivey 1992] augmented with a few new constructs from *ISO Standard Z* [ISO-Z]. Additions to ZRM are noted as they occur in the text.

## The DeCCo Reports

The DeCCo Project case study is detailed in the following technical reports (this preface is common to all the reports):

### I. Z Specification of Pasp

The denotational semantics of the high level source language, Pasp. The definition is split into several static semantics (such as type checking) and a dynamic semantics (the meaning of executing a program). Later semantics are not defined for those programs where the result of earlier semantics is **error**.

### II. Z Specification of Asp, AspAL and XAspAL

The denotational semantics of the low level target assembly languages. XAspAL is the target of compilation of an individual Pasp module; it is AspAL extended with some cross-module instructions that are resolved at link time. The meaning of these extra instructions is given implicitly by the specification of the linker and hexer. AspAL is the target of linking a set of XAspAL modules, and also the target of compilation of a complete Pasp program. Asp is the non-relocatable assembly language of the chip, with AspAL's labels replaced by absolute program addresses. The semantics of programs with errors is not defined, because these definitions will only ever be used to define the meaning of correct, compiled programs.

### III. Z Specification of Compiler Templates

The operational semantics of the Pasp source language, in the form of a set of XAspAL target language templates.

### IV. Z Specification of Linker and Hexer

The linker combines compiled XAspAL modules into a single compiled AspAL program. The hexer converts a relocatable AspAL program into an Asp program located at a fixed place in memory.

### V. Compiler Correctness Proofs

The compiler's operational semantics are demonstrated to be equivalent to the source language's denotational semantics, by calculating the meaning of each Pasp construct, and the corresponding meaning

of the AspAL template, and showing them to be equivalent. Thus the compiler transformation is *meaning preserving*, and hence the compiler is correct.

#### VI. Z to Prolog DCTG translation guidelines

The Z specifications of the Pasp semantics and compiler templates are translated into an executable Prolog DCTG implementation of a Pasp interpreter and Pasp-to-Asp compiler. The translation is done manually, following the stated guidelines.

### Acknowledgements

We would like to thank the client team at AWE – Dave Thomas, Wilson Ifill, Alun Lewis, Tracy Bourne – for providing such an interesting development project to work on.

We would like to thank the rest of the development team at Logica: Tim Wentford, John Taylor, Roger Eatwell, Kwasi Ametewee.





# 1 Introduction

## 1.1 Asp, AspAL, and XAspAL

This document defines the abstract syntax and semantics of Asp and AspAL, and the abstract syntax of XAspAL (the semantics of the extral  $X$  commands are defined by the linker and hexer).

XAspAL is the target of compilation of an individual Pasp module. It is AspAL extended with some across-module instructions that are resolved at link time. AspAL is the target of linking a set of XAspAL modules. It is close in form to the Asp instruction set, but refers to the destination of jumps using labels rather than program addresses.

The subset of the full Asp processor instruction set that is modelled in AspAL is sufficient to be the target of a translation from Pasp, the source language.

Since Asp is the target language, it is used only in a well controlled manner. In particular, there is no need to define any static semantics, since if the source program is checked, and the translation is carried out correctly, then the target program is correct as well. Furthermore, we need to specify only a small number of the instructions available on the Asp processor since Pasp programs can be translated without using most of the instructions available.

## 1.2 Overview of the Asp device

The ASP is a RISC with separate data and program address spaces. Each address space is addressed with sixteen bits. To facilitate addressing there are two sixteen bit registers, for the current program location and  $D$  for the data address location. Each data location contains eight bits.

There are two eight bit data registers: the  $a$  register and the  $b$  register. Each of these has an associated carry bit, the  $a$ -carry and the  $b$ -carry respectively.

There is a sixteen bit data register: the  $C$  register. It may be used to store and load the contents of the  $a$  and  $b$  registers, as well as store and load the contents of the memory locations pointed to by the data address.

Errors, for example arithmetic or memory addressing overflow, halt the Asp.  
Parallel I/O is possible only via memory-mapping.

## 2 Abstract syntax

In this section we define the abstract syntaxes for the ASP Assembly Language, Asp, used by the hexer, and the eXtended Asp Assembly Language (XAspAL) used by the compiler and the linker. The syntax required for XAspAL is a combination of the syntax for the AspAL language (the target of linking a set of modules) along with additional syntax required to support linking separately compiled modules.

All the Asp instructions are specified. In choosing a subset of Asp instructions to model in AspAL, we have tried to balance the desire to specify as small a subset as possible with the desire for achieving a reasonably efficient compiler and linker (which leads to the definition of a larger number of instructions). The additional XAspAL instructions are provided purely to allow the linker to properly link together the pre-compiled modules.

There are two syntactic categories in Asp: the instruction and the program. There are no labels as such in Asp. Jumps and gotos are implemented by instructions that manipulate the program counter directly. Therefore each Asp instruction is labelled with the corresponding program address.

The code output from the compiler is relocatable; addresses are resolved when the individual modules are linked. Labels rather than actual program addresses are therefore used within the compiler output. While most uses of labels are 'fixed', there are some uses where the label can be determined only at run time. A jump or goto to a label is known at compile time and so is fixed (this is true for all jumps and gotos inside the templates for operators, if and while statements and procedure and function calls). The gotos providing the return from functions and procedures can be resolved only at run time.

The relocation of memory is treated as an offset from a given data address. There are three distinct areas of memory: the heap for variables, assign Addr and for storing return program addresses; the stack, for evaluating expressions; and the operator scratchpad. The way this works is discussed in the compiler specification.

Some of the instructions defined below are required because the result of tests (such as whether two values are equal) is stored in the carry bit of the

relevant data register. We use register rotation instructions to access these bits. The instructions for manipulating the carry bit are required to perform logical operations on (Pasp) boolean values.

Some definitions of types, constants, and common functions are included as an appendix.

## 2.1 Instructions

Asp instructions are divided into two classes: immediate and indirect. Immediate instructions are followed by *BYTE* data; indirect instructions access *BYTE* data contained in the memory location referenced by the data address register *D*, if any is required for the instruction.

### 2.1.1 Common Asp and XAspAL Instructions

The common immediate instructions are:

```

IMMED_INSTR ::=
    aldi | bldi | aori | bori | aani | bani | axoi
    | bxoi | aeqi | beqi | ausi | busi | auai | buai | auci
    | buci | aumi | audi | dix | dxi | dpi

```

Most immediate instructions have an indirect counterpart that has the same mnemonic except that final *i* is replaced by a *d*. The common indirect instructions are:

```

INDIRECT_INSTR ::=
    aldb | blda | aldd | bldd | astd | bstd
    | daldab | cl dab | abl dc | abl dd | abstd
    | cl dda | dal dc | cl dd | cstd
    | aord | bord | aand | band | axod | bxod | aeqd | beqd
    | lra | lrb | rra | rrb | cca | ccb | nca | ncb | sca
    | scb | cal dcb | cbldca | hlt | hltca | hltcb | nop | ausd
    | busd | auad | buad | aucd | bucd | aumd | audd

```

### 2.1.2 Asp only Instructions

There are some Asp instructions that do not occur in XAspAL, because they are jumps to program locations, which XAspAL abstracts away to program labels.

The Asp-only immediate instructions are:

$$ASP\_IMMED\_INSTR ::= \text{ppi} \mid \text{cappi} \mid \text{cbppi}$$

The Asp-only indirect instructions are:

$$ASP\_INDIRECT\_INSTR ::= \text{pab} \mid \text{capab} \mid \text{cbpab}$$

### 2.1.3 XAspAL only, X Instructions

The language extensions for XAspAL are indicated by the first character being an  $x$  or  $X$ .

#### 2.1.3.1 X Indirect Instruction

$$X\_INDIRECT\_INSTR ::= \text{xag}$$

- $\text{xag}$ , equivalent of “ $\text{pab}$ ”: indirect absolute goto, go to label in the  $ab$  registers.

#### 2.1.3.2 X Label Instructions

$$X\_LABEL\_INSTR ::= \text{xrja} \mid \text{xrjb} \mid \text{xrjal} \mid \text{xrjbl} \mid \text{xrg} \mid \text{xrgs} \mid \text{xll} \mid \text{xli}$$

- $\text{xrja}$ , equivalent of “ $\text{cappi}, \text{pab}$ ”: jump to immediate label, conditional on  $a$ -carry.
- $\text{xrjb}$ , equivalent of “ $\text{cbppi}, \text{pab}$ ”: jump to immediate label, conditional on  $b$ -carry.

The following two instructions allow an unlimited ‘long’ jump to any program address, but the contents of  $a$  and  $b$  are overwritten.

- *xrjal*, equivalent of “cappi”: jump to immediate label, conditional on *a*- carry.
- *xrjbl*, equivalent of “cbppi”: jump to immediate label, conditional on *b*- carry.
- *xrgs*, equivalent of “ppi”: goto immediate label. This instruction allows a relative jump of up to 255 instructions, and preserves the *a* and *b* registers.
- *xrg*, equivalent of “pab”: goto immediate label. This instruction allows an unlimited goto to any program address, but the contents of *a* and *b* are overwritten.
- *xll*: load “immediate” label into *ab*.
- *xli*: mark the position of a label in the code.

### 2.1.3.3 X Data Instructions

$$X\_DATA\_INSTR ::= xsdrh \mid xsdrs \mid xsdro \mid xsdr \mid xlada \mid xlrda$$

- *xsdrh*, *xsdrs*, *xsdro*, *xsdr*: set data register relative to heap, stack and op starts, and absolute address.
- *xlada*, *xlrda*: load the contents of the data address into *ab*, using an absolute, and relative, address.

### 2.1.4 All Asp Instructions

An Asp instruction *INSTR* is either an immediate instruction with its byte of immediate data, or an indirect instruction.

$$\begin{aligned} INSTR ::= & \text{both\_immediate} \langle \langle IMMED\_INSTR \times BYTE \rangle \rangle \\ & \mid \text{asp\_immediate} \langle \langle ASP\_IMMED\_INSTR \times BYTE \rangle \rangle \\ & \mid \text{both\_indirect} \langle \langle INDIRECT\_INSTR \rangle \rangle \\ & \mid \text{asp\_indirect} \langle \langle ASP\_INDIRECT\_INSTR \rangle \rangle \end{aligned}$$

### 2.1.5 All XAspAL Instructions

To communicate between modules, we need identifiers to name functions within modules. We also define *ID* here, as it is required for the following declaration.

$$[ID]$$

The complete set of *X\_INSTR* instructions is as follows. A number of these instructions are the extra instructions in the XAspAL language. These are resolved and replaced by the linker.

$$\begin{aligned} X\_INSTR ::= & \textit{immediate}\langle\langle IMMED\_INSTR \times BYTE \rangle\rangle \\ & | \textit{indirect}\langle\langle INDIRECT\_INSTR \rangle\rangle \\ & | \textit{xIndirect}\langle\langle X\_INDIRECT\_INSTR \rangle\rangle \\ & | \textit{xLabel}\langle\langle X\_LABEL\_INSTR \times LABEL \rangle\rangle \\ & | \textit{xData}\langle\langle X\_DATA\_INSTR \times DATA\_ADDRESS \rangle\rangle \\ & | \textit{xBvar}\langle\langle ID \times \text{seq } \mathbb{N} \rangle\rangle | \textit{xConst}\langle\langle ID \rangle\rangle \\ & | \textit{xCall}\langle\langle ID \rangle\rangle | \textit{xCallOp}\langle\langle LABEL \rangle\rangle \\ & | \textit{xProc}\langle\langle ID \times LABEL \rangle\rangle | \textit{xPa}\langle\langle ID \times ID \rangle\rangle \end{aligned}$$

- *immediate*: all the AspAL immediate instructions
- *indirect*: all the AspAL indirect instructions
- *xIndirect*: the XAspAL indirect instruction
- *xLabel*: the XAspAL label instructions
- *xData*: XAspAL data address modifying instructions
- *xBvar*: identifies B-style imported variable
- *xConst*: identifies imported constant
- *xCall*: function calling
- *xCallOp*: optimised operator calling

- $xProc$ : identifies procedure and function
- $xPa$ : parameter passing

The question of uniqueness of labels across modules is solved by the linker, which interprets all labels as an offset from an initial label and modifies the labels (and environment) accordingly.

## 2.2 Program

For a full definition of the Asp and AspAL languages there would need to be a much tighter definition of what constitutes a legal program, so that whenever the program register is set to a new value (either through direct manipulation or through the normal increment after an instruction) there is an instruction at that address. However, it is not possible in general to carry out all such checks statically, as the program register can be set to the contents of the  $a$  and  $b$  registers.

### 2.2.1 Asp Program

An Asp program consists of

- the address of the first instruction to be executed
- the instructions, each labelled with the address in the program data space where it is located

$$\begin{aligned}
 ASP\_PROGRAM & == \\
 & \{ \delta : PROG\_ADDRESS; I : PROG\_ADDRESS \leftrightarrow INSTR \mid \\
 & \quad \delta \in \text{dom } I \wedge \text{dom } I \in \text{ran}(\_ \dots \_) \\
 & \quad \wedge I(\text{max}(\text{dom } I)) = \text{both\_indirect hlt} \}
 \end{aligned}$$

The start address is one of the instructions; the instructions occupy a contiguous area of program data space; the last instruction is a halt.



### 2.2.2 AspAL Program

The abstract syntax of an AspAL program is straightforward. An AspAL program consists of a sequence of instructions. As indicated above these instructions can consist of a combination of AspAL instructions and various types of label.

It is convenient to introduce two syntactic categories at this stage; a module and a program. Although they are syntactically equivalent there are some semantic differences between the two constructs.

An *ASPAL\_MODULE* is the XAspAL produced by the compilation of a Pasp module.

$$ASPAL\_MODULE == \text{seq } X\_INSTR$$

An *ASPAL\_PROGRAM* is reserved for the AspAL resulting from the linking together of a set of XAspAL modules into a single program corresponding to a Pasp program.

$$ASPAL\_PROGRAM == \text{seq } X\_INSTR$$

### 3 Concrete syntax

The assembly language mnemonic for an instruction is essentially the same as the abstract syntactic name for that instruction. For immediate instructions, the language mnemonic is followed by the immediate data in the form of two hexadecimal digits. The function  $\mathcal{C}_{HEX}$  carries out the required mapping from bytes to two-digit numbers.

$$\left| \begin{array}{l} \mathcal{C}_{HEX} : BYTE \rightarrow \text{seq } ALPHANUM \\ \hline \forall b : BYTE \bullet \#(\mathcal{C}_{HEX} \ b) = 2 \end{array} \right.$$

#### 3.1 Asp concrete syntax

Let us suppose that the functions  $\mathcal{C}_{Abin}$  and  $\mathcal{C}_{Abim}$  and so on map abstract syntax instruction names and labels to their concrete string equivalents. Then the function  $\mathcal{C}_{AspAI}$  that maps abstract syntax to concrete may be defined as follows.

$$\left| \begin{array}{l} \mathcal{C}_{AspAI} : INSTR \rightarrow String \\ \hline \forall i : IMMED\_INSTR; b : BYTE \bullet \\ \quad \mathcal{C}_{AspAI}(\text{both\_immediate}(i, b)) = \mathcal{C}_{Abim} \ i \wedge \mathcal{C}_{HEX} \ b \\ \forall i : ASP\_IMMED\_INSTR; b : BYTE \bullet \\ \quad \mathcal{C}_{AspAI}(\text{asp\_immediate}(i, b)) = \mathcal{C}_{Aaim} \ i \wedge \mathcal{C}_{HEX} \ b \\ \forall i : INDIRECT\_INSTR \bullet \mathcal{C}_{AspAI}(\text{both\_indirect} \ i) = \mathcal{C}_{Abin} \ i \\ \forall i : ASP\_INDIRECT\_INSTR \bullet \mathcal{C}_{AspAI}(\text{asp\_indirect} \ i) = \mathcal{C}_{Aaim} \ i \end{array} \right.$$

#### 3.2 AspAL concrete syntax

Let us suppose that the functions  $\mathcal{C}_{in}$  and  $\mathcal{C}_{im}$  and so on map abstract syntax instruction names and labels to their concrete string equivalents. Then the function  $\mathcal{C}_{AI}$  that maps abstract syntax to concrete may be defined as follows.

$$\mathcal{C}_{AI} : X\_INSTR \rightarrow String$$

$$\forall i : IMMED\_INSTR; b : BYTE \bullet$$

$$\mathcal{C}_{AI}(immediate(i, b)) = \mathcal{C}_{im} i \wedge \mathcal{C}_{HEX} b$$

$$\forall i : INDIRECT\_INSTR \bullet \mathcal{C}_{AI}(indirect i) = \mathcal{C}_{in} i$$

$$\forall i : X\_INDIRECT\_INSTR \bullet \mathcal{C}_{AI}(xIndirecti) = \mathcal{C}_{Xin} i$$

$$\forall i : X\_LABEL\_INSTR; l : LABEL \bullet$$

$$\mathcal{C}_{AI}(xLabel(i, l)) = \mathcal{C}_{Xl} i \wedge \mathcal{C}_l l$$

$$\forall i : X\_DATA\_INSTR; \delta : DATA\_ADDRESS \bullet$$

$$\mathcal{C}_{AI}(xData(i, \delta)) = \mathcal{C}_{Xd} i \wedge \mathcal{C}_\delta \delta$$

$$\forall \xi : IDENTIFIER \bullet \mathcal{C}_{AI}(xCall \xi) = \mathcal{C}_\xi \xi$$

$$\forall l : LABEL \bullet \mathcal{C}_{AI}(xCallOp l) = \mathcal{C}_l l$$

$$\forall \xi : IDENTIFIER; l : LABEL \bullet \mathcal{C}_{AI}(xProc(\xi, l)) = \mathcal{C}_\xi \xi \wedge \mathcal{C}_l l$$

$$\forall \xi, \xi' : IDENTIFIER \bullet \mathcal{C}_{AI}(xPa(\xi, \xi')) = \mathcal{C}_\xi \xi \wedge \mathcal{C}_{\xi'} \xi'$$


## 4 Asp and AspAL domains

This section describes the domains required for an Asp or an AspAL program. We have already defined the address domains in the abstract syntax.

### 4.1 Store or Contents

Because Asp addresses are not bijective with Pasp locations, it improves the clarity of the operational semantics and proofs to call the store by another name,  $Store_A$ , as there is a store defined as a domain in the translation context.

The content of every  $ram$  address and the  $a$  and  $b$  data registers is a  $BYTE$ . The  $ca$  and  $cb$  are carry  $BIT$ s. The  $C$  register holds a  $WORD$ . The data address register is sixteen bits, and the values it contains are modelled as  $WORDS$ . Because of the complexity of the Asp storage compared to that of Pasp, we group its components into a schema.



These schemas may be regarded as analogous to a structure in C, or a record in Pascal.

### 4.2 State

The input and output from a program are modelled as  $Bstreams$  attached to data addresses. The locations of these streams are given by sets  $Iadd$  and

*Oadd*:

$$\begin{aligned} Iadd &== \mathbb{P} \text{ DATA\_ADDRESS} \\ Oadd &== \mathbb{P} \text{ DATA\_ADDRESS} \end{aligned}$$

The Asp state is analogous to the dynamic state of Pasp, in that it consists of the store, the input addresses, and the output addresses.

$$\begin{aligned} State_A &== \\ &\{ Store_A; \Delta i : Iadd; \Delta o : Oadd \mid \\ &\quad \text{disjoint}(\Delta i, \Delta o) \\ &\quad \wedge ( \forall \delta : \text{dom } ram \bullet \\ &\quad \quad ram \delta \in \text{ran } Bstream \Leftrightarrow \delta \in \Delta i \cup \Delta o ) \bullet \\ &\quad (\theta Store_A, \Delta i, \Delta o) \} \end{aligned}$$

No address can be both input and output; a ram address is a stream precisely when it is an input or output.

The query functions *storeOf<sub>A</sub>* and *outOf<sub>A</sub>* return the *Store<sub>A</sub>* component and output streams of the state respectively.

$$\left| \begin{array}{l} storeOf_A, outOf_A : State_A \rightarrow Store_A \\ \hline \forall Store_A; \Delta i : Iadd; \Delta o : Oadd \bullet \\ \quad storeOf_A(\theta Store_A, \Delta i, \Delta o) = \theta Store_A \\ \quad \wedge outOf_A(\theta Store_A, \Delta i, \Delta o) \\ \quad = (\mu Store'_A \mid ram' = \Delta o \triangleleft ram \wedge \theta Register' = \theta Register) \end{array} \right.$$

### 4.3 Continuations

Because of jumps and gotos, Asp instructions do not always compose sequentially; the dynamic semantics of Asp are not as straightforward as those of Pasp. For example, the meaning of the sequence  $\langle jump, store \rangle$  is not the meaning of *jump* followed by the meaning of *store*; the jump command bypasses the following store command. The standard way to solve this problem is to use *continuations*.

A continuation is the computation that follows an instruction if control is not passed elsewhere. It is the state transition of the remainder of the program from that point on.

$$Cont == State_A \mapsto State_A$$

The function is partial since continuations is defined for legal Asp and AspAL programs and states.

## 4.4 Environments

### 4.4.1 Asp's environment

The Asp environment is a map from program instruction addresses to what they denote, which is the computation that follows from jumping to that address.

$$Env_A == PROG\_ADDRESS \mapsto Cont$$

### 4.4.2 AspAL's environment

The AspAL environment is a map from 'labels' (abstract representation of some program instruction addresses) to what they denote, which is the computation that follows from jumping to that label.

$$Env_X == LABEL \mapsto Cont$$

## 4.5 State updating functions

It is convenient to define a number of functions to update the values of components of the store. Although Z has a notation for accessing schema components, there is no notation for explicitly altering their values or defining their bindings. This makes the function definitions somewhat cumbersome.

The functions are defined as maps between states as this is most convenient for the definition of the dynamic semantics. The functions take natural numbers as arguments and truncate them as appropriate.

#### 4.5.1 Ram updating

The function *updateRam* updates the *ram* location referenced by the *addr* with the byte *b*. If the address is the location of an output stream, then the value is added to the end of the stream.

$$\begin{array}{|l}
 \hline
 \text{updateRam} : \text{State}_A \times \text{DATA\_ADDRESS} \times \text{BYTE} \rightarrow \text{State}_A \\
 \hline
 \forall \text{Store}_A; \Delta i : \text{Iadd}; \Delta o : \text{Oadd}; \delta : \text{DATA\_ADDRESS}; b : \text{BYTE} \bullet \\
 \quad \exists \text{Store}'_A; v : \text{VALUE}_A \mid \\
 \quad \quad \theta \text{Register}' = \theta \text{Register} \\
 \quad \quad v = \text{if } \delta \in \Delta o \\
 \quad \quad \quad \text{then } \text{Bstream}(\text{Bstream} \sim (\text{ram } \delta) \frown \langle b \rangle) \\
 \quad \quad \quad \text{else byte } b \\
 \quad \quad \wedge \text{ram}' = \text{ram} \oplus \{ \delta \mapsto v \} \bullet \\
 \text{updateRam} ((\theta \text{Store}_A, \Delta i, \Delta o), \delta, b) = (\theta \text{Store}'_A, \Delta i, \Delta o)
 \end{array}$$

The function  $\overset{R}{\leftarrow}$  updates the *ram* location referenced by the data address register *D*.

**function** 30 **leftassoc**( $\overset{R}{\leftarrow}$ )

$$\begin{array}{|l}
 \hline
 \overset{R}{\leftarrow} : \text{State}_A \times \mathbb{N} \rightarrow \text{State}_A \\
 \hline
 \forall \sigma : \text{State}_A; n : \mathbb{N} \bullet \\
 \quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
 \quad \sigma \overset{R}{\leftarrow} n = \text{updateRam}(\sigma, D, n \bmod 256)
 \end{array}$$

The function  $\overset{W}{\leftarrow}$  updates the *ram* locations referenced by the data address register and the next location (that is, *D* + 1). If either of these locations are output streams, then the relevant value is added to the end of their stream.

**function 30 leftassoc**( $-\overset{W}{\leftarrow} -$ )

$$\frac{-\overset{W}{\leftarrow} - : State_A \times (\mathbb{N} \times \mathbb{N}) \rightarrow State_A}{\begin{array}{l} \forall \sigma : State_A; lo, hi : \mathbb{N} \bullet \\ \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet \\ \sigma \overset{W}{\leftarrow} (hi, lo) = \\ \quad updateRam(updateRam(\sigma, D, lo \bmod 256), \\ \quad \quad D + 1, hi \bmod 256) \end{array}}$$

#### 4.5.2 Register updating

These functions update the relevant part of the store with the data passed. All the functions are used in the definitions of the dynamic semantics of the Asp instructions.

The functions  $\overset{A}{\leftarrow}$ ,  $\overset{B}{\leftarrow}$  and  $\overset{AB}{\leftarrow}$  update the values of the  $a$  register, the  $b$  register, and both registers, respectively.

**function 30 leftassoc**( $-\overset{A}{\leftarrow} -$ )

$$\frac{-\overset{A}{\leftarrow} - : State_A \times \mathbb{N} \rightarrow State_A}{\begin{array}{l} \forall Store_A; \Delta i : Iadd; \Delta o : Oadd; n : \mathbb{N} \bullet \\ \exists Store_A' \mid ram' = ram \wedge A' = n \bmod 256 \wedge B' = B \\ \quad \wedge ca' = ca \wedge cb' = cb \wedge C' = C \wedge D' = D \bullet \\ (\theta Store_A, \Delta i, \Delta o) \overset{A}{\leftarrow} n = (\theta Store_A', \Delta i, \Delta o) \end{array}}$$

**function 30 leftassoc**( $-\overset{B}{\leftarrow} -$ )

$$\frac{-\overset{B}{\leftarrow} - : State_A \times \mathbb{N} \rightarrow State_A}{\begin{array}{l} \forall Store_A; \Delta i : Iadd; \Delta o : Oadd; n : \mathbb{N} \bullet \\ \exists Store_A' \mid ram' = ram \wedge A' = A \wedge B' = n \bmod 256 \\ \quad \wedge ca' = ca \wedge cb' = cb \wedge C' = C \wedge D' = D \bullet \\ (\theta Store_A, \Delta i, \Delta o) \overset{B}{\leftarrow} n = (\theta Store_A', \Delta i, \Delta o) \end{array}}$$



**function 30 leftassoc**( $_{-} \stackrel{AB}{\leftarrow} _{-}$ )

$$\frac{_{-} \stackrel{AB}{\leftarrow} _{-} : State_A \times WORD \rightarrow State_A}{\forall \sigma : State_A; w : WORD \bullet \sigma \stackrel{AB}{\leftarrow} w = \sigma \stackrel{A}{\leftarrow} theHiByte w \stackrel{B}{\leftarrow} theLoByte w}$$

The functions  $\stackrel{Ac}{\leftarrow}$  and  $\stackrel{Bc}{\leftarrow}$  update the values of the  $a$ -carry and the  $b$ -carry bits respectively.

**function 30 leftassoc**( $_{-} \stackrel{Ac}{\leftarrow} _{-}$ )

$$\frac{_{-} \stackrel{Ac}{\leftarrow} _{-} : State_A \times \mathbb{N} \rightarrow State_A}{\forall Store_A; \Delta i : Iadd; \Delta o : Oadd; n : \mathbb{N} \bullet \exists Store_A' \mid ram' = ram \wedge A' = A \wedge B' = B \wedge ca' = n \bmod 2 \wedge cb' = cb \wedge C' = C \wedge D' = D \bullet (\theta Store_A, \Delta i, \Delta o) \stackrel{Ac}{\leftarrow} n = (\theta Store_A', \Delta i, \Delta o)}$$

**function 30 leftassoc**( $_{-} \stackrel{Bc}{\leftarrow} _{-}$ )

$$\frac{_{-} \stackrel{Bc}{\leftarrow} _{-} : State_A \times \mathbb{N} \rightarrow State_A}{\forall Store_A; \Delta i : Iadd; \Delta o : Oadd; n : \mathbb{N} \bullet \exists Store_A' \mid ram' = ram \wedge A' = A \wedge B' = B \wedge ca' = ca \wedge cb' = n \bmod 2 \wedge C' = C \wedge D' = D \bullet (\theta Store_A, \Delta i, \Delta o) \stackrel{Bc}{\leftarrow} n = (\theta Store_A', \Delta i, \Delta o)}$$

The function  $\stackrel{C}{\leftarrow}$  updates the contents of the C register.

**function 30 leftassoc**( $_{-} \stackrel{C}{\leftarrow} _{-}$ )

$$\begin{array}{|l}
\hline
\_ \stackrel{C}{\leftarrow} \_ : State_A \times \mathbb{N} \rightarrow State_A \\
\hline
\forall Store_A; \Delta i : Iadd; \Delta o : Oadd; n : \mathbb{N} \bullet \\
\quad \exists Store_{A'} \mid ram' = ram \wedge A' = A \wedge B' = B \\
\quad \quad \wedge ca' = ca \wedge cb' = cb \wedge C' = n \bmod 2 \uparrow 16 \wedge D' = D \bullet \\
\quad (\theta Store_A, \Delta i, \Delta o) \stackrel{C}{\leftarrow} n = (\theta Store_{A'}, \Delta i, \Delta o)
\end{array}$$

The function  $\stackrel{D}{\leftarrow}$  updates the value of the data address register.

**function** 30 **leftassoc**( $\_ \stackrel{D}{\leftarrow} \_$ )

$$\begin{array}{|l}
\hline
\_ \stackrel{D}{\leftarrow} \_ : State_A \times \mathbb{N} \rightarrow State_A \\
\hline
\forall Store_A; \Delta i : Iadd; \Delta o : Oadd; n : \mathbb{N} \bullet \\
\quad \exists Store_{A'} \mid ram' = ram \wedge A' = A \wedge B' = B \\
\quad \quad \wedge ca' = ca \wedge cb' = cb \wedge C' = C \wedge D' = n \bmod 2 \uparrow 16 \bullet \\
\quad (\theta Store_A, \Delta i, \Delta o) \stackrel{D}{\leftarrow} n = (\theta Store_{A'}, \Delta i, \Delta o)
\end{array}$$

The value of the data address register is updated with the number passed. This is set to be word-valued so that it has the correct type for the register.

## 4.6 State retrieval functions

The *ramOf* function retrieves the contents of the memory location at *addr*. Just as in the case of the dynamic semantics of value references in Pasp, if the location is connected to an input stream, the state may change.

$$\begin{array}{|l}
\hline
ramOf : State_A \times DATA\_ADDRESS \leftrightarrow State_A \times BYTE \\
\hline
\forall Store_A; \Delta i : Iadd; \Delta o : Oadd; \delta : DATA\_ADDRESS \mid \delta \in \Delta i \bullet \\
\quad \exists Store_A'; n : \mathbb{N}; bb : seq\ BYTE \mid \\
\quad \quad Bstream\ bb = ram\ \delta \wedge n < \#bb \\
\quad \quad \wedge ram' = ram \oplus \{\delta \mapsto Bstream\ (tail^n\ bb)\} \\
\quad \quad \wedge \theta Register' = \theta Register \bullet \\
\quad \quad ramOf((\theta Store_A, \Delta i, \Delta o), \delta) = \\
\quad \quad \quad ((\theta Store_A', \Delta i, \Delta o), bb\ (n + 1)) \\
\forall \sigma : State_A; \delta : DATA\_ADDRESS \mid \delta \notin \sigma.2 \bullet \\
\quad \exists Store_A \mid \theta Store_A = storeOf_A\ \sigma \bullet \\
\quad \quad ramOf(\sigma, \delta) = (\sigma, byte \sim (ram\ \delta))
\end{array}$$

The *byteRamOf* function retrieves the byte in the memory location referenced by the data address register.

$$\begin{array}{|l}
\hline
byteRamOf : State_A \leftrightarrow State_A \times BYTE \\
\hline
\forall \sigma : State_A \bullet \\
\quad \exists Store_A \mid \theta Store_A = storeOf_A\ \sigma \bullet \\
\quad \quad byteRamOf\ \sigma = ramOf(\sigma, D)
\end{array}$$

The *wordRamOf* function retrieves 2 bytes of data (a word) from the contents of the memory location referenced by the data address register  $D$  and the following location  $D + 1$ .

$$\begin{array}{|l}
\hline
wordRamOf : State_A \leftrightarrow State_A \times (BYTE \times BYTE) \\
\hline
\forall Store_A; \Delta i : Iadd; \Delta o : Oadd \bullet \\
\quad \exists Store_A'; Store_A''; lo, hi : BYTE \mid \\
\quad \quad ((\theta Store_A', \Delta i, \Delta o), lo) = \\
\quad \quad \quad ramOf((\theta Store_A, \Delta i, \Delta o), D) \\
\quad \quad \wedge ((\theta Store_A'', \Delta i, \Delta o), hi) = \\
\quad \quad \quad ramOf((\theta Store_A', \Delta i, \Delta o), D + 1) \bullet \\
\quad \quad wordRamOf(\theta Store_A, \Delta i, \Delta o) = \\
\quad \quad \quad ((\theta Store_A'', \Delta i, \Delta o), (hi, lo))
\end{array}$$

The values are returned as (high byte, low byte) that is,  $(D + 1, D)$ .

## 5 Dynamic semantics

### 5.1 Meaning function

The meaning function for instructions is declared here, and defined in the following sections. An instruction causes a state change. So the instruction meaning function maps an instruction to the relevant state transition function, in the context of an environment and continuation.

The meaning of an instruction is extended to sequences in the usual inductive fashion.

#### 5.1.1 Immediate instruction meaning function

All the common immediate instructions simply change the state.

$$\mid \mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \rightarrow State_A \rightarrow State_A$$

#### 5.1.2 Indirect instruction meaning function

All the common indirect instructions, except halt, merely change the state.

$$\mid \mathcal{I}_{ind} : INDIRECT\_INSTR \rightarrow State_A \rightarrow State_A$$

#### 5.1.3 Asp Meaning function

The common immediate and indirect instructions can be defined in terms of  $\mathcal{I}_{imm}$  and  $\mathcal{I}_{ind}$ ; the remaining halt, goto and jump instructions are defined later.

$\mathcal{A}_I : \text{PROG\_ADDRESS} \times \text{INSTR} \leftrightarrow$ $\text{Env}_A \leftrightarrow \text{Cont} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A$ <hr style="border: 0.5px solid black;"/> $\forall \delta : \text{PROG\_ADDRESS}; i : \text{IMMED\_INSTR}; b : \text{BYTE}; \rho : \text{Env}_A;$ $\vartheta : \text{Cont}; \sigma : \text{State}_A \bullet$ $\mathcal{A}_I(\delta, \text{both\_immediate}(i, b))\rho \vartheta \sigma = \vartheta(\mathcal{I}_{\text{imm}}(i, b)\sigma)$ $\forall \delta : \text{PROG\_ADDRESS}; i : \text{INDIRECT\_INSTR}; \rho : \text{Env}_A;$ $\vartheta : \text{Cont}; \sigma : \text{State}_A \mid$ $i \notin \{\text{hlt}, \text{hltca}, \text{hltcb}\} \bullet$ $\mathcal{A}_I(\delta, \text{both\_indirect } i)\rho \vartheta \sigma = \vartheta(\mathcal{I}_{\text{ind}} i \sigma)$
$\mathcal{A}_{I^*} : \text{seq}(\text{PROG\_ADDRESS} \times \text{INSTR}) \leftrightarrow$ $\text{Env}_A \leftrightarrow \text{Cont} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A$ <hr style="border: 0.5px solid black;"/> $\forall i : \text{PROG\_ADDRESS} \times \text{INSTR};$ $I, I' : \text{seq}(\text{PROG\_ADDRESS} \times \text{INSTR});$ $\rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet$ $\mathcal{A}_{I^*}\langle \rangle\rho \vartheta \sigma = \sigma$ $\wedge \mathcal{A}_{I^*}\langle i \rangle\rho \vartheta \sigma = \mathcal{A}_I i \rho \vartheta \sigma$ $\wedge \mathcal{A}_{I^*}(I \cap I')\rho \vartheta \sigma = \mathcal{A}_{I^*} I' \rho \vartheta (\mathcal{A}_{I^*} I \rho \vartheta \sigma)$

#### 5.1.4 AspAL Meaning function

The common immediate and indirect instructions can be defined in terms of  $\mathcal{I}_{\text{imm}}$  and  $\mathcal{I}_{\text{ind}}$ ; the remaining halt and  $X$  instructions are defined later.

$\mathcal{X}_I : X\_INSTR \leftrightarrow \text{Env}_X \leftrightarrow \text{Cont} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A$ <hr style="border: 0.5px solid black;"/> $\forall i : \text{IMMED\_INSTR}; b : \text{BYTE}; \rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet$ $\mathcal{X}_I(\text{immediate}(i, b))\rho \vartheta \sigma = \vartheta(\mathcal{I}_{\text{imm}}(i, b)\sigma)$ $\forall i : \text{INDIRECT\_INSTR}; \rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \mid$ $i \notin \{\text{hlt}, \text{hltca}, \text{hltcb}\} \bullet$ $\mathcal{X}_I(\text{indirect } i)\rho \vartheta \sigma = \vartheta(\mathcal{I}_{\text{ind}} i \sigma)$
--

$$\begin{array}{|l}
\mathcal{X}_{I^*} : \text{seq } X\_INSTR \leftrightarrow Env_X \leftrightarrow Cont \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall i : X\_INSTR; I, I' : \text{seq } X\_INSTR; \rho : Env_X; \vartheta : Cont; \\
\sigma : State_A \bullet \\
\mathcal{X}_{I^*} \langle \rangle \rho \vartheta \sigma = \sigma \\
\wedge \mathcal{X}_{I^*} \langle i \rangle \rho \vartheta \sigma = \mathcal{X}_I i \rho \vartheta \sigma \\
\wedge \mathcal{X}_{I^*} (I \hat{\cap} I') \rho \vartheta \sigma = \mathcal{X}_{I^*} I' \rho \vartheta (\mathcal{X}_{I^*} I \rho \vartheta \sigma)
\end{array}$$

## 5.2 Load instructions

This section defines instructions that allow values to be loaded from memory locations into specified registers. These fall into two categories, those which load values into single byte and two byte registers.

### 5.2.1 Load register with immediate

Load the  $a$  or  $b$  register with an byte of immediate data.

$$\begin{array}{|l}
\mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall b : BYTE; \sigma : State_A \bullet \\
\mathcal{I}_{imm}(\text{aldi}, b) \sigma = \sigma \stackrel{A}{\leftarrow} b \\
\wedge \mathcal{I}_{imm}(\text{bldi}, b) \sigma = \sigma \stackrel{B}{\leftarrow} b
\end{array}$$

### 5.2.2 Load register from register

Load the  $a$  register from the  $b$  register; load the  $b$  register from the  $a$  register.

$$\begin{array}{|l}
\mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall \sigma : State_A \bullet \\
\exists Store_A \mid \theta Store_A = \text{storeOf}_A \sigma \bullet \\
\mathcal{I}_{ind} \text{ aldb } \sigma = \sigma \stackrel{A}{\leftarrow} B \\
\wedge \mathcal{I}_{ind} \text{ blda } \sigma = \sigma \stackrel{B}{\leftarrow} A
\end{array}$$

### 5.2.3 Load register from memory

Two load functions are defined: one for each of the  $a$  and  $b$  registers. These instructions load the byte at the memory location given by the data address  $D$  into the relevant register.

$$\left| \begin{array}{l} \mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \sigma : State_A \bullet \\ \quad \exists \sigma' : State_A; b : BYTE \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\ \quad \quad \mathcal{I}_{ind} \text{ aldd } \sigma = \sigma' \stackrel{A}{\leftarrow} b \\ \quad \quad \wedge \mathcal{I}_{ind} \text{ bldd } \sigma = \sigma' \stackrel{B}{\leftarrow} b \end{array} \right.$$

### 5.2.4 Load memory from register

These instructions store the byte in the  $a$  or  $b$  register into the memory location pointed to by the data address register  $D$ .

$$\left| \begin{array}{l} \mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \sigma : State_A \bullet \\ \quad \exists Store_A \mid \theta Store_A = \text{storeOf}_A \sigma \bullet \\ \quad \quad \mathcal{I}_{ind} \text{ astd } \sigma = \sigma \stackrel{R}{\leftarrow} A \\ \quad \quad \wedge \mathcal{I}_{ind} \text{ bstd } \sigma = \sigma \stackrel{R}{\leftarrow} B \end{array} \right.$$

### 5.2.5 C register storing and loading

There are two instructions which have the effect of loading or storing the value in the  $C$  register from or to the  $a$  and  $b$  registers. The  $C$  register is a word in size (16 bits) and therefore the operations use the concatenation of the  $a$  and  $b$  registers for updating.

$$\begin{array}{|l}
\mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall \sigma : State_A \bullet \\
\quad \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ cldab } \sigma = \sigma \xleftarrow{C} (A \uparrow B) \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ abldc } \sigma = \sigma \xleftarrow{AB} C
\end{array}$$

### 5.2.6 Load word into registers from memory

These functions are similar to the single byte versions however they load a word of data (sixteen bits). The values loaded into the registers are those at the memory locations given by the data address, and the following location (that is,  $D + 1$ ). The functions are defined for the concatenation of the  $a$  and  $b$  registers, and for the  $C$  register. The  $a, b$  function loads, in one operation, the value at the memory location given by the data address  $D$  (low byte) into the  $b$  register, and the following location  $D + 1$  (high byte) into the  $a$  register.

$$\begin{array}{|l}
\mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall \sigma : State_A \bullet \\
\quad \exists \sigma' : State_A; lo, hi : BYTE \mid (\sigma', (lo, hi)) = wordRamOf \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ abldd } \sigma = \sigma' \xleftarrow{AB} (hi \uparrow lo) \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ cldd } \sigma = \sigma' \xleftarrow{C} (hi \uparrow lo)
\end{array}$$

### 5.2.7 Load word into memory from registers

These instructions store the word value (16 bits) contained within either the  $C$  register or the concatenation of the  $a$  and  $b$  registers. The low byte ( $b$  register or low byte of the  $C$  register) is stored at the memory location pointed to by the data address register  $D$ . The high byte is stored at the next location, at  $D + 1$ .



$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ abstd } \sigma = \sigma \xleftarrow{W} (A, B) \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ cstd } \sigma = \sigma \xleftarrow{W} (\text{theHiByte } C, \text{theLoByte } C)
\end{array}$$

### 5.3 Logical instructions

Recall that the function *NatToBits* maps natural numbers to sequences of bits. These sequences are of variable length with no leading zeroes. This enables us to define logical operators on bit sequences generically, and then to restrict the domain so as to model the mapping on words, bytes, etc. (See the appendix for the definition of the operators *OR*, *XOR*, and *AND*.)

#### 5.3.1 Logical OR

First we define the *OR* operators on the data registers.

$$\begin{array}{|l}
\mathcal{I}_{imm} : \text{IMMED\_INSTR} \times \text{BYTE} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall b : \text{BYTE}; \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{imm} (\text{aori}, b) \sigma = \\
\quad \quad \quad \sigma \xleftarrow{A} \text{BitsToNat}(\text{NatToBits } A \text{ OR } \text{NatToBits } b) \\
\quad \quad \wedge \mathcal{I}_{imm} (\text{bori}, b) \sigma = \\
\quad \quad \quad \sigma \xleftarrow{B} \text{BitsToNat}(\text{NatToBits } B \text{ OR } \text{NatToBits } b)
\end{array}$$

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \sigma' : \text{State}_A; b : \text{BYTE} \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ aord } \sigma = \mathcal{I}_{imm} (\text{aori}, b) \sigma' \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ bord } \sigma = \mathcal{I}_{imm} (\text{bori}, b) \sigma'
\end{array}$$

The instructions take the values, converts them into a bit representation, applies the bit operations, and then converts the bit value back into the natural number representation.

### 5.3.2 Logical AND

The same principle is used to define the *AND* operators.

$$\begin{array}{|l}
 \mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \mapsto State_A \mapsto State_A \\
 \hline
 \forall b : BYTE; \sigma : State_A \bullet \\
 \quad \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet \\
 \quad \mathcal{I}_{imm}(\mathbf{aani}, b)\sigma = \\
 \quad \quad \sigma \stackrel{A}{\leftarrow} BitsToNat(NatToBits A \text{ AND } NatToBits b) \\
 \quad \wedge \mathcal{I}_{imm}(\mathbf{bani}, b)\sigma = \\
 \quad \quad \sigma \stackrel{B}{\leftarrow} BitsToNat(NatToBits B \text{ AND } NatToBits b)
 \end{array}$$
  

$$\begin{array}{|l}
 \mathcal{I}_{ind} : INDIRECT\_INSTR \mapsto State_A \mapsto State_A \\
 \hline
 \forall \sigma : State_A \bullet \\
 \quad \exists \sigma' : State_A; b : BYTE \mid (\sigma', b) = byteRamOf \sigma \bullet \\
 \quad \mathcal{I}_{ind} \mathbf{aand} \sigma = \mathcal{I}_{imm}(\mathbf{aani}, b)\sigma' \\
 \quad \wedge \mathcal{I}_{ind} \mathbf{band} \sigma = \mathcal{I}_{imm}(\mathbf{bani}, b)\sigma'
 \end{array}$$

### 5.3.3 Logical XOR

The same principle is used to define the *XOR* operators.

$$\begin{array}{|l}
 \mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \mapsto State_A \mapsto State_A \\
 \hline
 \forall b : BYTE; \sigma : State_A \bullet \\
 \quad \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet \\
 \quad \mathcal{I}_{imm}(\mathbf{axoi}, b)\sigma = \\
 \quad \quad \sigma \stackrel{A}{\leftarrow} BitsToNat(NatToBits A \text{ XOR } NatToBits b) \\
 \quad \wedge \mathcal{I}_{imm}(\mathbf{bxoi}, b)\sigma = \\
 \quad \quad \sigma \stackrel{B}{\leftarrow} BitsToNat(NatToBits B \text{ XOR } NatToBits b)
 \end{array}$$

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \sigma' : \text{State}_A; b : \text{BYTE} \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ axod } \sigma = \mathcal{I}_{imm}(\text{axoi}, b)\sigma' \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ bxod } \sigma = \mathcal{I}_{imm}(\text{bxoi}, b)\sigma'
\end{array}$$

## 5.4 Equality instructions

These compare the contents of the specified register and the provided data, and test for equality of their values. The carry bit for the register is set to the result of the comparison.

$$\begin{array}{|l}
\mathcal{I}_{imm} : \text{IMMED\_INSTR} \times \text{BYTE} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall b : \text{BYTE}; \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{imm}(\text{aeqi}, b)\sigma = \\
\quad \quad \quad \sigma \stackrel{Ac}{\leftarrow} (\text{if } A = b \text{ then } \text{btrue} \text{ else } \text{bfalse}) \\
\quad \quad \wedge \mathcal{I}_{imm}(\text{beqi}, b)\sigma = \\
\quad \quad \quad \sigma \stackrel{Bc}{\leftarrow} (\text{if } B = b \text{ then } \text{btrue} \text{ else } \text{bfalse})
\end{array}$$

We define the indirect operators in terms of their immediate counterparts.

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \sigma' : \text{State}_A; b : \text{BYTE} \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ aeqd } \sigma = \mathcal{I}_{imm}(\text{aeqi}, b)\sigma' \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ beqd } \sigma = \mathcal{I}_{imm}(\text{beqi}, b)\sigma'
\end{array}$$

## 5.5 Rotation instructions

This section defines operators that do not have any Pasp counterpart, but are required in order to access the carry bits (so that they can be stored in the ram component of the store). We first define the left rotate operator.

The  $a$  register is set to be  $2A + ca$  modulo 256. The truncation is carried out by the function  $\stackrel{A}{\leftarrow}$ . Then the carry bit is set to the most significant bit of the data register. The right rotate operator is defined similarly. The operators are also defined for the  $b$  register.

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ lra } \sigma = \sigma \stackrel{A}{\leftarrow} (2 * A + ca) \stackrel{Ac}{\leftarrow} (A \text{ div } 128) \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ lrb } \sigma = \sigma \stackrel{B}{\leftarrow} (2 * B + cb) \stackrel{Bc}{\leftarrow} (B \text{ div } 128) \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ rra } \sigma = \sigma \stackrel{A}{\leftarrow} (128 * ca + A \text{ div } 2) \stackrel{Ac}{\leftarrow} (A \text{ mod } 2) \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ rrb } \sigma = \sigma \stackrel{B}{\leftarrow} (128 * cb + B \text{ div } 2) \stackrel{Bc}{\leftarrow} (B \text{ mod } 2)
\end{array}$$

## 5.6 Carry bit instructions

### 5.6.1 Clear carry bit

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \mathcal{I}_{ind} \text{ cca } \sigma = \sigma \stackrel{Ac}{\leftarrow} 0 \\
\quad \wedge \mathcal{I}_{ind} \text{ ccb } \sigma = \sigma \stackrel{Bc}{\leftarrow} 0
\end{array}$$

### 5.6.2 Invert carry bit

The *invert* function inverts the carry bit. Because this is used as a logical operation, it is defined in terms of boolean values.

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ nca } \sigma = \sigma \stackrel{Ac}{\leftarrow} \text{BitNot } ca \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ ncb } \sigma = \sigma \stackrel{Bc}{\leftarrow} \text{BitNot } cb
\end{array}$$

### 5.6.3 Set carry bit

$$\frac{\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A}{\begin{array}{l} \forall \sigma : \text{State}_A \bullet \\ \mathcal{I}_{ind} \text{ sca } \sigma = \sigma \stackrel{Ac}{\leftarrow} 1 \\ \wedge \mathcal{I}_{ind} \text{ scb } \sigma = \sigma \stackrel{Bc}{\leftarrow} 1 \end{array}}$$

### 5.6.4 Load carry bit

$$\frac{\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A}{\begin{array}{l} \forall \sigma : \text{State}_A \bullet \\ \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\ \mathcal{I}_{ind} \text{ caldcb } \sigma = \sigma \stackrel{Ac}{\leftarrow} cb \\ \wedge \mathcal{I}_{ind} \text{ cbldca } \sigma = \sigma \stackrel{Bc}{\leftarrow} ca \end{array}}$$

## 5.7 Halt and Nop

It is necessary to put a halt instruction at the end of an Asp program for execution to terminate. The *hlt* instruction maps all continuations to the identity continuation (that is, no further computation). In addition, there are halt instructions that are dependent upon the state of the *a*-carry and *b*-carry bits. These instructions check the value of the relevant carry bit. If the bit is set, a *hlt* occurs, otherwise a *nop* operation occurs.

### 5.7.1 Asp Halt

$$\begin{array}{l}
\mathcal{A}_I : \text{PROG\_ADDRESS} \times \text{INSTR} \mapsto \\
\text{Env}_A \mapsto \text{Cont} \mapsto \text{State}_A \mapsto \text{State}_A \\
\hline
\forall \delta : \text{PROG\_ADDRESS}; \rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\
\exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\mathcal{A}_I(\delta, \text{both\_indirect hlt})\rho \vartheta \sigma = \sigma \\
\wedge \mathcal{A}_I(\delta, \text{both\_indirect hltca})\rho \vartheta \sigma = \\
\quad \text{if } ca = \text{btrue} \text{ then } \sigma \text{ else } \vartheta \sigma \\
\wedge \mathcal{A}_I(\delta, \text{both\_indirect hltcb})\rho \vartheta \sigma = \\
\quad \text{if } cb = \text{btrue} \text{ then } \sigma \text{ else } \vartheta \sigma
\end{array}$$

### 5.7.2 AspAL Halt

$$\begin{array}{l}
\mathcal{X}_I : X\_INSTR \mapsto \text{Env}_X \mapsto \text{Cont} \mapsto \text{State}_A \mapsto \text{State}_A \\
\hline
\forall \rho : \text{Env}_X; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\
\exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\mathcal{X}_I(\text{indirect hlt})\rho \vartheta \sigma = \sigma \\
\wedge \mathcal{X}_I(\text{indirect hltca})\rho \vartheta \sigma = \\
\quad \text{if } ca = \text{btrue} \text{ then } \sigma \text{ else } \vartheta \sigma \\
\wedge \mathcal{X}_I(\text{indirect hltcb})\rho \vartheta \sigma = \\
\quad \text{if } cb = \text{btrue} \text{ then } \sigma \text{ else } \vartheta \sigma
\end{array}$$

### 5.7.3 Nop

The *nop* instruction is the identity map on continuations.

$$\begin{array}{l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \mapsto \text{State}_A \mapsto \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \mathcal{I}_{ind} \text{ nop } \sigma = \sigma
\end{array}$$

## 5.8 Arithmetic operators

All the arithmetic operators are defined in both immediate and indirect forms.

### 5.8.1 Addition

Unsigned addition sets the register to the sum of its current contents, the data, and the corresponding carry bit. The eighth bit (numbered from 0) of this sum is assigned to the carry bit. This eighth bit is equal to  $n \text{ div } 256$ . Note that the function  $\overset{A}{\leftarrow}$  ensures that the result of the addition is truncated to fit in a *BYTE*.

$$\begin{array}{|l}
 \mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \mapsto State_A \mapsto State_A \\
 \hline
 \forall b : BYTE; \sigma : State_A \bullet \\
 \quad \exists Store_A; n : \mathbb{N} \mid \theta Store_A = storeOf_A \sigma \wedge n = A + b + ca \bullet \\
 \quad \quad \mathcal{I}_{imm}(\text{auai}, b)\sigma = \sigma \overset{A}{\leftarrow} n \overset{Ac}{\leftarrow} (n \text{ div } 256) \\
 \forall b : BYTE; \sigma : State_A \bullet \\
 \quad \exists Store_A; n : \mathbb{N} \mid \theta Store_A = storeOf_A \sigma \wedge n = B + b + cb \bullet \\
 \quad \quad \mathcal{I}_{imm}(\text{buai}, b)\sigma = \sigma \overset{B}{\leftarrow} n \overset{Bc}{\leftarrow} (n \text{ div } 256)
 \end{array}$$

We define the indirect operators in terms of their immediate counterparts.

$$\begin{array}{|l}
 \mathcal{I}_{ind} : INDIRECT\_INSTR \mapsto State_A \mapsto State_A \\
 \hline
 \forall \sigma : State_A \bullet \\
 \quad \exists \sigma' : State_A; b : BYTE \mid (\sigma', b) = byteRamOf \sigma \bullet \\
 \quad \quad \mathcal{I}_{ind} \text{ auad } \sigma = \mathcal{I}_{imm}(\text{auai}, b)\sigma' \\
 \quad \quad \wedge \mathcal{I}_{ind} \text{ buad } \sigma = \mathcal{I}_{imm}(\text{buai}, b)\sigma'
 \end{array}$$

The data for indirect operators is obtained from the memory location pointed to by the data address register.

### 5.8.2 Subtraction

Unsigned subtraction can be defined in a similar way. The value is stored as a 2s complement value. If the result is less than zero then a ‘borrow’ is set in the carry bit. This allows multiple byte subtraction to be carried out.

$$\begin{array}{|l}
\mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall b : BYTE; \sigma : State_A \bullet \\
\quad \exists Store_A; n : \mathbb{Z} \mid \theta Store_A = storeOf_A \sigma \wedge n = A - b - ca \bullet \\
\quad \quad \mathcal{I}_{imm}(\text{ausi}, b)\sigma = \\
\quad \quad \quad \text{if } n < 0 \text{ then } \sigma \stackrel{A}{\leftarrow} (n + 256) \stackrel{Ac}{\leftarrow} 1 \text{ else } \sigma \stackrel{A}{\leftarrow} n \stackrel{Ac}{\leftarrow} 0 \\
\forall b : BYTE; \sigma : State_A \bullet \\
\quad \exists Store_A; n : \mathbb{Z} \mid \theta Store_A = storeOf_A \sigma \wedge n = B - b - cb \bullet \\
\quad \quad \mathcal{I}_{imm}(\text{busi}, b)\sigma = \\
\quad \quad \quad \text{if } n < 0 \text{ then } \sigma \stackrel{B}{\leftarrow} (n + 256) \stackrel{Bc}{\leftarrow} 1 \text{ else } \sigma \stackrel{B}{\leftarrow} n \stackrel{Bc}{\leftarrow} 0
\end{array}$$

We now define the indirect form of these operators.

$$\begin{array}{|l}
\mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall \sigma : State_A \bullet \\
\quad \exists \sigma' : State_A; b : BYTE \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ ausd } \sigma = \mathcal{I}_{imm}(\text{ausi}, b)\sigma' \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ busd } \sigma = \mathcal{I}_{imm}(\text{busi}, b)\sigma'
\end{array}$$

### 5.8.3 Multiplication

Only the operators on the  $a$  register are specified, as only these are used. Multiplication for the  $a$  register multiplies the contents of the  $b$  register by the data passed, and adds this to the contents of the  $a$  register.

$$\begin{array}{|l}
\mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall b : BYTE; \sigma : State_A \bullet \\
\quad \exists Store_A; \sigma' : State_A; w : WORD \mid \\
\quad \quad \theta Store_A = storeOf_A \sigma \wedge w = A + (B * b) \bullet \\
\quad \quad \mathcal{I}_{imm}(\text{aumi}, b)\sigma = \sigma \stackrel{AB}{\leftarrow} w \\
\mathcal{I}_{ind} : INDIRECT\_INSTR \leftrightarrow State_A \leftrightarrow State_A \\
\hline
\forall \sigma : State_A \bullet \\
\quad \exists \sigma' : State_A; b : BYTE \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ aumd } \sigma = \mathcal{I}_{imm}(\text{aumi}, b)\sigma'
\end{array}$$



### 5.8.4 Division

For division, an overflow condition can occur if a result is outside the range  $0 \dots 255$ , or if the divisor is 0, in which case a processor halt is generated. This case is left undefined in the semantics.

$$\begin{array}{|l}
 \mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \mapsto State_A \mapsto State_A \\
 \hline
 \forall b : BYTE; \sigma : State_A \mid b \neq 0 \bullet \\
 \quad \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet \\
 \quad \mathcal{I}_{imm}(\text{audi}, b)\sigma = \sigma \stackrel{A}{\leftarrow} ((A \uparrow B) \bmod b) \stackrel{B}{\leftarrow} ((A \uparrow B) \text{div } b) \\
 \\
 \mathcal{I}_{ind} : INDIRECT\_INSTR \mapsto State_A \mapsto State_A \\
 \hline
 \forall \sigma : State_A \bullet \\
 \quad \exists \sigma' : State_A; b : BYTE \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
 \quad \mathcal{I}_{ind} \text{ audd } \sigma = \mathcal{I}_{imm}(\text{audi}, b)\sigma'
 \end{array}$$

## 5.9 Comparison operators

The meaning of these operators depends not only on the value contained in the appropriate register, but also on the carry bit.

$$\begin{array}{|l}
 \mathcal{I}_{imm} : IMMED\_INSTR \times BYTE \mapsto State_A \mapsto State_A \\
 \hline
 \forall b : BYTE; \sigma : State_A \bullet \\
 \quad \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet \\
 \quad \mathcal{I}_{imm}(\text{auci}, b)\sigma = \\
 \quad \quad \sigma \stackrel{Ac}{\leftarrow} (\text{if } b < A \text{ then } 1 \text{ else if } A < b \text{ then } 0 \text{ else } ca) \\
 \quad \wedge \mathcal{I}_{imm}(\text{buci}, b)\sigma = \\
 \quad \quad \sigma \stackrel{Bc}{\leftarrow} (\text{if } b < B \text{ then } 1 \text{ else if } B < b \text{ then } 0 \text{ else } cb)
 \end{array}$$

Again we define the indirect operators in terms of the immediate operators.

$$\begin{array}{|l}
\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \sigma : \text{State}_A \bullet \\
\quad \exists \sigma' : \text{State}_A; b : \text{BYTE} \mid (\sigma', b) = \text{byteRamOf } \sigma \bullet \\
\quad \quad \mathcal{I}_{ind} \text{ auctd } \sigma = \mathcal{I}_{imm}(\text{auci}, b)\sigma' \\
\quad \quad \wedge \mathcal{I}_{ind} \text{ bucd } \sigma = \mathcal{I}_{imm}(\text{buci}, b)\sigma'
\end{array}$$

## 5.10 Data address manipulations

### 5.10.1 Immediate data address manipulations

The immediate instruction *dix* overwrites the high byte of the data address register *D* by the immediate data; *dxl* overwrites the low byte.

$$\begin{array}{|l}
\mathcal{I}_{imm} : \text{IMMED\_INSTR} \times \text{BYTE} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall b : \text{BYTE}; \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{imm}(\text{dix}, b)\sigma = \sigma \stackrel{D}{\leftarrow} (b \dagger \text{theLoByte } D) \\
\quad \quad \wedge \mathcal{I}_{imm}(\text{dxl}, b)\sigma = \sigma \stackrel{D}{\leftarrow} (\text{theHiByte } D \dagger b)
\end{array}$$

The immediate instruction *dpi* increments the data address register *D* by the immediate data. This can be used to access adjacent locations in *ram* so that Pasp values spread over two bytes can be determined without altering the contents of the *a* and *b* registers. This instruction can be used where locations that are calculated at run-time need to be referenced (specifically for accessing array elements). Before using it, the *a* and *b* registers must be loaded with the required address.

$$\begin{array}{|l}
\mathcal{I}_{imm} : \text{IMMED\_INSTR} \times \text{BYTE} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall b : \text{BYTE}; \sigma : \text{State}_A \bullet \\
\quad \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\quad \quad \mathcal{I}_{imm}(\text{dpi}, b)\sigma = \sigma \stackrel{D}{\leftarrow} (D + \text{asSigned } b)
\end{array}$$

### 5.10.2 Indirect data address manipulations

The instruction `dal dab` sets the  $D$  register to  $a \dagger b$ ; `dal dc` sets the  $D$  register to  $C$ .

$$\frac{\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \rightarrow \text{State}_A \rightarrow \text{State}_A}{\begin{array}{l} \forall \sigma : \text{State}_A \bullet \\ \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\ \mathcal{I}_{ind} \text{ dal dab } \sigma = \sigma \stackrel{D}{\leftarrow} (A \dagger B) \\ \wedge \mathcal{I}_{ind} \text{ dal dc } \sigma = \sigma \stackrel{D}{\leftarrow} C \end{array}}$$

The instruction `cldda` saves the  $D$  register to  $C$ .

$$\frac{\mathcal{I}_{ind} : \text{INDIRECT\_INSTR} \rightarrow \text{State}_A \rightarrow \text{State}_A}{\begin{array}{l} \forall \sigma : \text{State}_A \bullet \\ \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\ \mathcal{I}_{ind} \text{ cldda } \sigma = \sigma \stackrel{C}{\leftarrow} D \end{array}}$$

### 5.10.3 AspAL data instructions

The three instructions to set the data register allow the linker to arrange the memory for each module. In the dynamic semantics the relevant data address is converted from an offset to an absolute address.

$$\begin{array}{l} \text{bottomHeap, topStack, topOp} : \text{DATA\_ADDRESS} \\ \\ \mathcal{X}_I : X\_INSTR \rightarrow \text{Env}_X \rightarrow \text{Cont} \rightarrow \text{State}_A \rightarrow \text{State}_A \\ \hline \forall \delta : \text{DATA\_ADDRESS}; \rho : \text{Env}_X; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\ \mathcal{X}_I(\text{xData}(\text{xsd rh}, \delta))\rho \vartheta \sigma = \vartheta(\sigma \stackrel{D}{\leftarrow} (\delta + \text{bottomHeap})) \\ \wedge \mathcal{X}_I(\text{xData}(\text{xsd rs}, \delta))\rho \vartheta \sigma = \vartheta(\sigma \stackrel{D}{\leftarrow} (\text{topStack} - \delta)) \\ \wedge \mathcal{X}_I(\text{xData}(\text{xsd ro}, \delta))\rho \vartheta \sigma = \vartheta(\sigma \stackrel{D}{\leftarrow} (\text{topOp} + \delta)) \end{array}$$

The `xsd r` instruction is used only by the linker, once the module offsets for stack, heap, and topop have been evaluated.

$$\left| \begin{array}{l} \mathcal{X}_I : X\_INSTR \leftrightarrow Env_X \leftrightarrow Cont \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \delta : DATA\_ADDRESS; \rho : Env_X; \vartheta : Cont; \sigma : State_A \bullet \\ \mathcal{X}_I(xData(xsdr, \delta))\rho \vartheta \sigma = \vartheta(\sigma \stackrel{D}{\leftarrow} \delta) \end{array} \right.$$

The two instructions to load a data address into the *ab* registers manipulate an absolute address and a relative heap address respectively.

$$\left| \begin{array}{l} \mathcal{X}_I : X\_INSTR \leftrightarrow Env_X \leftrightarrow Cont \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \delta : DATA\_ADDRESS; \rho : Env_X; \vartheta : Cont; \sigma : State_A \bullet \\ \mathcal{X}_I(xData(xlada, \delta))\rho \vartheta \sigma = \vartheta(\sigma \stackrel{AB}{\leftarrow} \delta) \\ \wedge \mathcal{X}_I(xData(xlrda, \delta))\rho \vartheta \sigma = \vartheta(\sigma \stackrel{AB}{\leftarrow} (\delta + bottomHeap)) \end{array} \right.$$

## 5.11 Program address manipulations

Asp manipulates the program counter directly. AspAL abstracts away from this, and uses labels.

A *jump* instruction is a conditional *goto*. If the carry bit is set to true, then the jump is carried out, else the current continuation is used.

### 5.11.1 Asp Goto

The Asp instructions go to the program location given by the data provided. This is defined by applying the appropriate continuation to the current state. The indirect *goto* instruction uses the value produced by the join of the *a* and *b* registers as the place to go to. The immediate *goto* uses the immediate data values as part of the instruction which constitute the place to go to. Asp has an immediate relative goto (add the immediate data to the program counter)

$$\left| \begin{array}{l} \mathcal{A}_I : PROG\_ADDRESS \times INSTR \leftrightarrow \\ Env_A \leftrightarrow Cont \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \delta : PROG\_ADDRESS; b : BYTE; \rho : Env_A; \vartheta : Cont; \sigma : State_A \bullet \\ \mathcal{A}_I(\delta, asp\_immediate(ppi, b))\rho \vartheta \sigma = \rho(\delta + asSigned b)\sigma \end{array} \right.$$

and an absolute indirect goto (set the program counter to the indirect data value).

$$\frac{\mathcal{A}_I : \text{PROG\_ADDRESS} \times \text{INSTR} \mapsto \text{Env}_A \mapsto \text{Cont} \mapsto \text{State}_A \mapsto \text{State}_A}{\forall \delta : \text{PROG\_ADDRESS}; \rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\ \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\ \mathcal{A}_I(\delta, \text{asp\_indirect pab})\rho \vartheta \sigma = \rho(A \dagger B)\sigma}$$

### 5.11.2 AspAL Gotos

AspAL has its own specially defined instructions for gotos. Labelled instructions in the program are used to indicate places to go to.

$$\frac{\mathcal{X}_I : X\_INSTR \mapsto \text{Env}_X \mapsto \text{Cont} \mapsto \text{State}_A \mapsto \text{State}_A}{\forall \rho : \text{Env}_X; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\ \exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\ \mathcal{X}_I(x\text{Indirect } xag)\rho \vartheta \sigma = \rho(A \dagger B)\sigma}$$

*xrg* allows unlimited gotos, and overwrites the *a* and *b* registers. *xrgs* allows short gotos, and does not overwrite the *a* and *b* registers.

$$\frac{\mathcal{X}_I : X\_INSTR \mapsto \text{Env}_X \mapsto \text{Cont} \mapsto \text{State}_A \mapsto \text{State}_A}{\forall l : \text{LABEL}; \rho : \text{Env}_X; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\ \exists a, b : \text{BYTE} \bullet \\ \mathcal{X}_I(x\text{Label}(xrg, l))\rho \vartheta \sigma = \rho l(\sigma \stackrel{AB}{\leftarrow} (a \dagger b)) \\ \forall l : \text{LABEL}; \rho : \text{Env}_X; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\ \mathcal{X}_I(x\text{Label}(xrgs, l))\rho \vartheta \sigma = \rho l \sigma}$$

### 5.11.3 Asp Jumps

Asp has an immediate relative jumps (add the immediate data to the program counter)

$$\begin{array}{|l}
\mathcal{A}_I : \text{PROG\_ADDRESS} \times \text{INSTR} \leftrightarrow \\
\text{Env}_A \leftrightarrow \text{Cont} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \delta : \text{PROG\_ADDRESS}; b : \text{BYTE}; \rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\
\exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\mathcal{A}_I(\delta, \text{asp\_immediate}(\text{cappi}, b))\rho \vartheta \sigma = \\
\quad \mathbf{if } ca = \text{btrue} \mathbf{ then } \rho(\delta + \text{asSigned } b)\sigma \mathbf{ else } \vartheta \sigma \\
\wedge \mathcal{A}_I(\delta, \text{asp\_immediate}(\text{cbppi}, b))\rho \vartheta \sigma = \\
\quad \mathbf{if } cb = \text{btrue} \mathbf{ then } \rho(\delta + \text{asSigned } b)\sigma \mathbf{ else } \vartheta \sigma
\end{array}$$

and absolute indirect jumps (set the program counter to the indirect data value).

$$\begin{array}{|l}
\mathcal{A}_I : \text{PROG\_ADDRESS} \times \text{INSTR} \leftrightarrow \\
\text{Env}_A \leftrightarrow \text{Cont} \leftrightarrow \text{State}_A \leftrightarrow \text{State}_A \\
\hline
\forall \delta : \text{PROG\_ADDRESS}; \rho : \text{Env}_A; \vartheta : \text{Cont}; \sigma : \text{State}_A \bullet \\
\exists \text{Store}_A \mid \theta \text{Store}_A = \text{storeOf}_A \sigma \bullet \\
\mathcal{A}_I(\delta, \text{asp\_indirect } \text{capab})\rho \vartheta \sigma = \\
\quad \mathbf{if } ca = \text{btrue} \mathbf{ then } \rho(A \dagger B)\sigma \mathbf{ else } \vartheta \sigma \\
\wedge \mathcal{A}_I(\delta, \text{asp\_indirect } \text{cbpab})\rho \vartheta \sigma = \\
\quad \mathbf{if } cb = \text{btrue} \mathbf{ then } \rho(A \dagger B)\sigma \mathbf{ else } \vartheta \sigma
\end{array}$$

#### 5.11.4 AspAL Jumps

AspAL has specially defined instructions for jumps. Labelled instructions in the program are used to indicate places to jump to. *xrjal* and *xrjbl* allow unlimited long jumps, and overwrite the *a* and *b* registers. *xrja* and *xrjb* allow limited jumps, and do not overwrite the *a* and *b* registers.

$\mathcal{X}_I : X\_INSTR \mapsto Env_X \mapsto Cont \mapsto State_A \mapsto State_A$	$\forall l : LABEL; \rho : Env_X; \vartheta : Cont; \sigma : State_A \bullet$ $\quad \exists Store_A; a, b : BYTE; \sigma' : State_A \mid$ $\quad \theta Store_A = storeOf_A \sigma \wedge \sigma' = \sigma \stackrel{AB}{\leftarrow} (a \dagger b) \bullet$ $\quad \mathcal{X}_I(xLabel(xrjal, l))\rho \vartheta \sigma =$ $\quad \quad \mathbf{if} \ ca = btrue \ \mathbf{then} \ \rho \ l \ \sigma' \ \mathbf{else} \ \vartheta \ \sigma'$ $\quad \wedge \ \mathcal{X}_I(xLabel(xrjbl, l))\rho \vartheta \sigma =$ $\quad \quad \mathbf{if} \ cb = btrue \ \mathbf{then} \ \rho \ l \ \sigma' \ \mathbf{else} \ \vartheta \ \sigma'$
$\mathcal{X}_I : X\_INSTR \mapsto Env_X \mapsto Cont \mapsto State_A \mapsto State_A$	$\forall l : LABEL; \rho : Env_X; \vartheta : Cont; \sigma : State_A \bullet$ $\quad \exists Store_A \mid \theta Store_A = storeOf_A \sigma \bullet$ $\quad \mathcal{X}_I(xLabel(xrja, l))\rho \vartheta \sigma =$ $\quad \quad \mathbf{if} \ ca = btrue \ \mathbf{then} \ \rho \ l \ \sigma \ \mathbf{else} \ \vartheta \ \sigma$ $\quad \wedge \ \mathcal{X}_I(xLabel(xrjb, l))\rho \vartheta \sigma =$ $\quad \quad \mathbf{if} \ cb = btrue \ \mathbf{then} \ \rho \ l \ \sigma \ \mathbf{else} \ \vartheta \ \sigma$

## 5.12 Remaining XAspAL instructions

### 5.12.1 Procedure and Function calling

The instruction  $xCall$ , which calls a particular procedure or function, has a very loose definition in that its dynamic semantics are an arbitrary state change. This is because the meaning of the function called could be (more or less) any computable function.

$\mathcal{X}_I : X\_INSTR \mapsto Env_X \mapsto Cont \mapsto State_A \mapsto State_A$	$\forall \rho : Env_X; \vartheta : Cont; \sigma : State_A; \xi : IDENTIFIER \bullet$ $\quad \exists \sigma' : State_A \bullet$ $\quad \mathcal{X}_I(xCall \ \xi)\rho \ \vartheta \ \sigma = \vartheta \ \sigma'$
$\mathcal{X}_I : X\_INSTR \mapsto Env_X \mapsto Cont \mapsto State_A \mapsto State_A$	$\forall \rho : Env_X; \vartheta : Cont; \sigma : State_A; \xi : IDENTIFIER; l : LABEL \bullet$ $\quad \mathcal{X}_I(xProc(\xi, l))\rho \ \vartheta \ \sigma = \vartheta \ \sigma$

### 5.12.2 Operator calling

The instruction  $xCallOp$ , which calls one of the optimised operator templates, has a very loose definition in that its dynamic semantics are an arbitrary state change.

$$\left| \begin{array}{l} \mathcal{X}_I : X\_INSTR \leftrightarrow Env_X \leftrightarrow Cont \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \rho : Env_X; \vartheta : Cont; \sigma : State_A; l : LABEL \bullet \\ \quad \exists \sigma' : State_A \bullet \\ \quad \quad \mathcal{X}_I(xCallOp\ l)\rho\ \vartheta\ \sigma = \vartheta\ \sigma' \end{array} \right.$$

### 5.12.3 AspAL Load label

The load label instruction is supplied so that the hexer can replace it with the  $\mathcal{O}_{lwi}$  sequence once the corresponding program address has been determined.

$$\left| \begin{array}{l} \mathcal{X}_I : X\_INSTR \leftrightarrow Env_X \leftrightarrow Cont \leftrightarrow State_A \leftrightarrow State_A \\ \hline \forall \rho : Env_X; \vartheta : Cont; \sigma : State_A; l : LABEL \bullet \\ \quad \mathcal{X}_I(xLabel(xll, l))\rho\ \vartheta\ \sigma = \vartheta(\sigma \stackrel{AB}{\leftarrow} l) \end{array} \right.$$

The  $a$  register is loaded with the high byte of the label and the  $b$  register is loaded with the low byte.

## 5.13 Program semantics

### 5.13.1 Asp program semantics

A complete Asp program maps input streams to output streams. We only define the meaning of a small subset of legal Asp programs. The Asp programs that we consider occupy contiguous blocks of program address space and the last instruction is a halt. If the program address register is set to a value outside the space occupied by the program, then the semantics are



undefined. Note that it is not possible to check this statically, as the program address register can be set to dynamic values. We define the meaning as follows.

$$\begin{array}{|l}
 \mathcal{A}_P : ASP\_PROGRAM \leftrightarrow State_A \leftrightarrow Store_A \\
 \hline
 \forall \delta start : PROG\_ADDRESS; I : PROG\_ADDRESS \leftrightarrow INSTR; \\
 \quad \sigma : State_A \mid \\
 \quad (\delta start, I) \in ASP\_PROGRAM \bullet \\
 \quad \exists \delta last : PROG\_ADDRESS; \rho : Env_X \mid \\
 \quad \quad \delta last = \max(\text{dom } I) \wedge \text{dom } \rho = \text{dom } I \\
 \quad \quad \wedge \rho \delta last = \mathcal{A}_I(\delta last, I \delta last)\rho(\text{id } State_A) \\
 \quad \quad \wedge ( \forall \delta : \text{dom } I \setminus \{\delta last\} \bullet \\
 \quad \quad \quad \rho \delta = \mathcal{A}_I(\delta, I \delta)\rho(\rho(\delta + 1)) ) \bullet \\
 \quad \mathcal{A}_P(\delta start, I)\sigma = \\
 \quad \quad \text{outOf}_A(\mathcal{A}_I(\delta start, I \delta start)\rho(\rho(\delta start + 1))\sigma)
 \end{array}$$

Program execution is defined to start at the instruction whose address is given by  $\delta start$ . The environment  $\rho$  is a labelled set of continuations, with one defined for each program instruction ( $\text{dom } \rho = \text{dom } I$ ). The last continuation represents termination, while for  $\delta \neq \delta last$ , the  $\delta$ th continuation represents the meaning of the program from the  $\delta$ th instruction to the end.

### 5.13.2 AspAL module semantics

An AspAL module consists of a sequence of label instructions separated by (possibly empty) sequences of non-label instructions. A meaning is defined only if the labels are unique.

$$X\_NON\_LABEL == X\_INSTR \setminus \text{ran } xLabel$$

A fragment is a sequence of non-label instructions followed by a single label instruction.

$$\text{Frag} == \{ s : \text{seq } X\_INSTR \mid \\
 \quad \text{ran}(\text{front } s) \subseteq X\_NON\_LABEL \wedge \text{last } s \in \text{ran } xLabel \}$$

The final fragment is all non-label instructions, terminated with a halt.

$$LastFrag == \{ s : seq X\_NON\_LABEL \bullet s \hat{\ } \langle indirect \ hlt \rangle \}$$

A module is a sequence of fragments followed by a non-empty sequence of non-label instructions. The dynamic meaning of an ASPAL module is

$$\begin{array}{|l} \mathcal{X}_P : ASPAL\_MODULE \mapsto State_A \mapsto Store_A \\ \hline \forall \Phi : seq Frag; I : LastFrag; \sigma : State_A \bullet \\ \exists \rho : Env_X; \Theta : seq Cont \mid \\ \quad dom \Theta = dom \Phi \wedge last \Theta = \mathcal{X}_{I^*} I \rho(id State_A) \\ \quad \wedge ( \forall j : dom(front \Theta) \bullet \\ \quad \quad \Theta j = \mathcal{X}_{I^*}(front(\Phi(j+1)))\rho(\Theta(j+1)) ) \\ \quad \wedge ( \forall i : dom \Theta \bullet \rho(xLabel \sim (last(\Phi i))).2 = \Theta i ) \bullet \\ \mathcal{X}_P(\hat{\ } / \Phi \hat{\ } I)\sigma = \\ \quad outOf_A(\mathcal{X}_{I^*}(front(\Phi 1))\rho(\Theta 1)\sigma) \end{array}$$

Execution is defined to start at the first instruction in the sequence.  $\Theta$  is a sequence of continuations, with one defined for each fragment:  $dom \Theta = dom \Phi$ . Every fragment is mapped under the environment to the corresponding continuation:  $\rho(xLabel \sim (last(\Phi i))).2 = \Theta i$ . The last continuation represents termination. For  $j < \#\Phi$ , the  $j$ th continuation represents the meaning of the program from the  $j$ th fragment to the end.

## A General DeCCo Toolkit

This section contains definitions in common to several of the DeCCo specifications.

### A.1 Raising to a power

Z has no ‘raise to a power’ operator, so we define one.

**function** 30 **leftassoc**( $- \uparrow -$ )

$$\left| \begin{array}{l} - \uparrow - : \mathbb{N}_1 \times \mathbb{N} \rightarrow \mathbb{N} \\ \hline \forall n : \mathbb{N}_1 \bullet n \uparrow 0 = 1 \\ \forall n, p : \mathbb{N}_1 \bullet n \uparrow p = n * (n \uparrow (p - 1)) \end{array} \right.$$

#### A.1.1 Byte

The byte type is defined so as to take advantage of the greater speed offered by using single register operations in the compiled code.

*BYTE* == 0 .. 255

#### A.1.2 Boolean

We model the boolean type with a free type of two constants:

*BOOLEAN* ::= *ptrue* | *pfalse*

Note: Z has *true* and *false* as keywords, so those names cannot be used in the definition of *BOOLEAN*.

## A.2 Bits

In order to define the logical operators such as *or*, *and*, and *xor*, it is necessary to be able to write numbers as sequences of bits. We first define a *BIT*.

$$BIT == \{0, 1\}$$

The first element of the sequence is the least significant bit.

$$\left| \begin{array}{l} NatToBits : \mathbb{N} \rightarrow \text{seq } BIT \\ \hline NatToBits\ 0 = \langle \rangle \\ \forall n : \mathbb{N}_1 \bullet NatToBits\ n = \langle n \bmod 2 \rangle \hat{\wedge} NatToBits(n \text{ div } 2) \end{array} \right.$$

This definition ensures that the most significant bit (if there is one) is always one (i.e. there is no leading zero).

The inverse of the above function is given by

$$\left| \begin{array}{l} BitsToNat : \text{seq } BIT \rightarrow \mathbb{N} \\ \hline BitsToNat\langle \rangle = 0 \\ \forall b : BIT; B : \text{seq } BIT \bullet \\ BitsToNat(\langle b \rangle \hat{\wedge} B) = b + 2 * BitsToNat\ B \end{array} \right.$$

Logical operators are defined for single bits. The definitions are given in terms of arithmetic operations, for concision.

$$\left| \begin{array}{l} BitNot : BIT \rightarrow BIT \\ BitOr, BitXor, BitAnd : BIT \times BIT \rightarrow BIT \\ \hline BitNot = \{0 \mapsto 1, 1 \mapsto 0\} \\ \forall b, c : BIT \bullet \\ BitOr(b, c) = 1 - (1 - b) * (1 - c) \\ \wedge BitXor(b, c) = (b + c) \bmod 2 \\ \wedge BitAnd(b, c) = b * c \end{array} \right.$$

These definitions are extended to bit sequences. First we define *OR*. Recall that the empty sequence represents zero.

**function 30 leftassoc**(*\_OR\_*)

$$\begin{array}{|l} \hline \_OR\_ : \text{seq } BIT \times \text{seq } BIT \rightarrow \text{seq } BIT \\ \hline \forall s, t : \text{seq } BIT; b, c : BIT \bullet \\ \quad s \text{ OR } \langle \rangle = s \wedge \langle \rangle \text{ OR } t = t \\ \quad \wedge (\langle b \rangle \wedge s) \text{ OR } (\langle c \rangle \wedge t) = \langle \text{BitOr}(b, c) \rangle \wedge (s \text{ OR } t) \\ \hline \end{array}$$

**function 30 leftassoc**(*\_XOR\_*)

$$\begin{array}{|l} \hline \_XOR\_ : \text{seq } BIT \times \text{seq } BIT \rightarrow \text{seq } BIT \\ \hline \forall s, t : \text{seq } BIT; b, c : BIT \bullet \\ \quad s \text{ XOR } \langle \rangle = s \wedge \langle \rangle \text{ XOR } t = t \\ \quad \wedge (\langle b \rangle \wedge s) \text{ XOR } (\langle c \rangle \wedge t) = \langle \text{BitXor}(b, c) \rangle \wedge (s \text{ XOR } t) \\ \hline \end{array}$$

**function 30 leftassoc**(*\_AND\_*)

$$\begin{array}{|l} \hline \_AND\_ : \text{seq } BIT \times \text{seq } BIT \rightarrow \text{seq } BIT \\ \hline \forall s, t : \text{seq } BIT; b, c : BIT \bullet \\ \quad s \text{ AND } \langle \rangle = s \wedge \langle \rangle \text{ AND } t = t \\ \quad \wedge (\langle b \rangle \wedge s) \text{ AND } (\langle c \rangle \wedge t) = \langle \text{BitAnd}(b, c) \rangle \wedge (s \text{ AND } t) \\ \hline \end{array}$$

## B AspAL Toolkit definitions

### B.1 Addresses and values

In general Asp locations and registers can contain only eight bits (the exceptions are the program, data, and *C* registers). The storage of Asp is byte-oriented. A *BYTE* need not be interpreted as its (unsigned) value, but it is convenient just to regard it as data at the syntactic level, rather than distinguishing unsigned and signed usages.

In order to model the input and output streams of a program, we must extend the definition of what may be stored at an address to include streams of bytes. This can be compared with the Pasp definition of *VALUE*.

$$VALUE_A ::= \text{byte}\langle\langle BYTE \rangle\rangle \mid \text{Bstream}\langle\langle \text{seq } BYTE \rangle\rangle$$

The data and program address registers are sixteen bits. We define the *WORD* value to model this.

$$WORD == 0 \dots (2 \uparrow 16)$$

Note that a *WORD* and an *Unsigned* in the Pasp sense are identical. However, it is worth specifying them separately in case there is a decision to change the size of the numbers in Pasp.

Addresses are modelled by natural numbers. The data and program memory addresses are modelled separately, although there are the same number of locations for each in the current design. These are used by the Asp specification, however the AspAL specification does not use program addresses as the destination of jumps but instead labels. Label addresses are modelled as words and are defined here for consistency.

$$\begin{aligned} DATA\_ADDRESS &== WORD \\ PROG\_ADDRESS &== WORD \\ LABEL &== WORD \end{aligned}$$

Our intention is to use the a-carry bit for testing conditions. Because Pasp

integers and unsigneds are sixteen bits, we need to define many of the instructions for both the a-reg and the b-reg.

## B.2 Value conversion

Pasp locations can contain several types of value. However, AspAL addresses model physical hardware, and are therefore constrained in the values that they may contain. In addition, those values may be interpreted in different ways (as signed or unsigned for example). It is therefore necessary to define some functions to convert between different representations of integers. (Some other conversion functions are given in the appendix.)

### B.2.1 Conversion between words and bytes

We define functions to find the high and low byte of a word, and to join two bytes to form a word.

$$\left| \begin{array}{l} \text{theLoByte}, \text{theHiByte} : \text{WORD} \rightarrow \text{BYTE} \\ \hline \forall w : \text{WORD} \bullet \\ \text{theLoByte } w = w \bmod 256 \wedge \text{theHiByte } w = w \text{ div } 256 \end{array} \right.$$

*function* left 30(- † -)

$$\left| \begin{array}{l} - \dagger - : \text{BYTE} \times \text{BYTE} \rightarrow \text{WORD} \\ \hline \forall lo, hi : \text{BYTE} \bullet hi \dagger lo = hi * 256 + lo \end{array} \right.$$

The map *theHiByte* is a function because *WORD* is a 16-bit number, and therefore *theHiByte*(*w*) ≤ 128. This definition implies that<sup>1</sup>:

---

<sup>1</sup>Proof:

$$\begin{aligned} \text{theHiByte } w \dagger \text{theLoByte } w &= \\ &= (w \text{ div } 256) \dagger (w \bmod 256) \qquad \text{defn } \text{theHiByte}, \text{theLoByte} \end{aligned}$$

$$w : WORD \vdash \text{theHiByte } w \dagger \text{theLoByte } w = w$$

Similarly, the inverse relationship holds<sup>2</sup>:

$$b, b' : BYTE \vdash \text{theLoByte}(b \dagger b') = b' \wedge \text{theHiByte}(b \dagger b') = b$$

### B.2.2 Conversion between booleans and bits

$$b\text{false} == 0$$

$$b\text{true} == 1$$

$$\left| \frac{\text{BoolToBit} : BOOLEAN \rightsquigarrow BIT}{\text{BoolToBit} = \{p\text{false} \mapsto b\text{false}, p\text{true} \mapsto b\text{true}\}} \right.$$

$$= 256 * (w \text{ div } 256) + w \text{ mod } 256$$

defn †

$$= w$$

ZRM defn div, mod

□

<sup>2</sup>Proof: by a simple manipulation of the function definitions and the properties of arithmetic operations.

$$\text{theLoByte}(b_1 \dagger b_2)$$

$$= \text{theLoByte}(b_1 * 256 + b_2)$$

defn †

$$= (b_1 * 256 + b_2) \text{ mod } 256$$

defn *theLoByte*

$$= b_2 \text{ mod } 256$$

prop mod

$$= b_2$$

prop mod;  $b < 256$

□

$$\text{theHiByte}(b_1 \dagger b_2)$$

$$= \text{theHiByte}(b_1 * 256 + b_2)$$

defn †

$$= (b_1 * 256 + b_2) \text{ div } 256$$

defn *theHiByte*

$$= b_1$$

defn div;  $b_2 < 256$

□



**B.2.3 Conversion from unsigned to signed bytes**

| *asSigned* : *BYTE*  $\rightsquigarrow$  -128 .. 127

## References

- [Formaliser] Susan Stepney. *The Formaliser Manual*. Logica.
- [ISO-Z] ISO/IEC 13568. *Information Technology—Z Formal Specification Notation—Syntax, Type System and Semantics*. 2002.
- [Spivey 1992] J. Michael Spivey. *The Z Notation: a Reference Manual*. Prentice Hall, 2nd edition, 1992.
- [Stepney *et al.* 1991] Susan Stepney, Dave Whitley, David Cooper, and Colin Grant. A demonstrably correct compiler. *BCS Formal Aspects of Computing*, 3:58–101, 1991.
- [Stepney 1993] Susan Stepney. *High Integrity Compilation: A Case Study*. Prentice Hall, 1993.
- [Stepney 1998] Susan Stepney. Incremental development of a high integrity compiler: experience from an industrial development. In *Third IEEE High-Assurance Systems Engineering Symposium (HASE'98), Washington DC*, 1998.
- [Stringer-Calvert *et al.* 1997] David W.J. Stringer-Calvert, Susan Stepney, and Ian Wand. Using PVS to prove a Z refinement: A case study. In John Fitzgerald, Cliff B. Jones, and Peter Lucas, editors, *FME '97: Formal Methods: Their Industrial Application and Strengthened Foundations*, number 1313 in Lecture Notes in Computer Science, pages 573–588. Springer Verlag, September 1997.

## Index

- $\overleftarrow{A}$ , 16
- $\overleftarrow{AB}$ , 16
- $\overleftarrow{Ac}$ , 17
- $\overleftarrow{Bc}$ , 17
- $\overleftarrow{B}$ , 16
- $\overleftarrow{C}$ , 17
- $\overleftarrow{D}$ , 18
- $\overleftarrow{R}$ , 15
- $\overleftarrow{W}$ , 15
- †, 47
  
- ↑, 43
  
- A, 12
- aand, 4, 26
- aani, 4, 26
- abl dc, 23
- abl dc, 4
- abl dd, 4, 24
- abstd, 4, 24
- audi, 4
- aumi, 4
- aeqi, 27
- aeqd, 4, 27
- aeqi, 4
- $\mathcal{A}_I$ , 20
- $\mathcal{A}_{I^*}$ , 21
- aldb, 4, 22
- aldd, 4, 23
- al di, 4, 22
- AND, 45
- aord, 4, 25
- aori, 4, 25
  
- $\mathcal{A}_P$ , 41
- ASPAL\_MODULE, 9
- ASPAL\_PROGRAM, 9
- asp\_immediate, 6
- ASP\_IMMED\_INSTR, 5
- asp\_indirect, 6
- ASP\_INDIRECT\_INSTR, 5
- ASP\_PROGRAM, 8
- asSigned, 49
- astd, 4, 23
- auad, 4, 31
- auai, 4, 31
- aucd, 4, 33
- auci, 4, 33
- audd, 4, 33
- aumd, 4, 32
- aumi, 32
- ausd, 4, 32
- audi, 33
- ausi, 4, 31
- axod, 4, 26
- axoi, 4, 26
  
- B, 12
- band, 4, 26
- bani, 4, 26
- beqd, 4, 27
- beqi, 4, 27
- bfalse, 48
- BIT, 44
- BitAnd, 44
- BitNot, 44
- BitOr, 44
- BitsToNat, 44

*BitXor*, 44  
**blda**, 4, 22  
**bldd**, 4, 23  
**bldi**, 4, 22  
**BOOLEAN**, 43  
*BoolToBit*, 48  
**bord**, 4, 25  
**bori**, 4, 25  
*both\_immediate*, 6  
*both\_indirect*, 6  
*bottomHeap*, 35  
**bstd**, 4, 23  
*Bstream*, 46  
*btrue*, 48  
**buad**, 4, 31  
**buai**, 4, 31  
**bucd**, 4, 33  
**buci**, 4, 33  
**busd**, 4, 32  
**busi**, 4, 31  
**bxod**, 4, 26  
**bxoi**, 4, 26  
**BYTE**, 43  
*byte*, 46  
*byteRamOf*, 19  
  
**C**, 12  
*ca*, 12  
 **$\mathcal{C}_{AI}$** , 10  
**caldcb**, 4, 29  
**capab**, 5, 38  
**cappi**, 5, 37  
 **$\mathcal{C}_{AspAI}$** , 10  
*cb*, 12  
**cbldca**, 4, 29  
**cbpab**, 5, 38  
**cbppi**, 5, 37  
  
**cca**, 4, 28  
**ccb**, 4, 28  
 **$\mathcal{C}_{HEX}$** , 10  
**cl dab**, 4, 23  
**cldd**, 4, 24  
**cldda**, 4, 35  
 continuation, 13  
**cstd**, 4, 24  
  
**D**, 12  
**daldab**, 4, 35  
**daldc**, 4  
**DATA\_ADDRESS**, 46  
**dix**, 4, 34  
**dpi**, 4, 34  
**dxi**, 4, 34  
  
*Frag*, 41  
  
**hlt**, 4, 29, 30  
**hltca**, 4, 29, 30  
**hltcb**, 4, 29, 30  
  
*Iadd*, 13  
**ID**, 7  
 **$\mathcal{I}_{imm}$** , 20  
 **$\mathcal{I}_{ind}$** , 20  
*immediate*, 7  
**IMMED\_INSTR**, 4  
*indirect*, 7  
**INDIRECT\_INSTR**, 4  
**INSTR**, 6  
  
**LABEL**, 46  
*LastFrag*, 42  
**lra**, 4, 28  
**lrb**, 4, 28  
  
*NatToBits*, 44

*nca*, 4, 28  
*ncb*, 4, 28  
*nop*, 4, 30  
  
*Oadd*, 13  
*OR*, 45  
*outOfA*, 13  
  
*pab*, 5, 37  
*pfalse*, 43  
*ppi*, 5, 36  
*PROG\_ADDRESS*, 46  
*ptrue*, 43  
  
*ram*, 12  
*ramOf*, 18  
*Register*, 12  
*rra*, 4, 28  
*rrb*, 4, 28  
  
*sca*, 4, 29  
*scb*, 4, 29  
*Store<sub>A</sub>*, 12  
*storeOfA*, 13  
  
*theHiByte*, 47  
*theLoByte*, 47  
*topOp*, 35  
*topStack*, 35  
  
*updateRam*, 15  
  
*VALUE<sub>A</sub>*, 46  
  
*WORD*, 46  
*wordRamOf*, 19  
  
*xag*, 5, 37  
*xBvar*, 7  
*xCall*, 7, 39  
  
*xCallOp*, 7, 40  
*xConst*, 7  
*xData*, 7  
*X\_DATA\_INSTR*, 6  
*X<sub>I</sub>*, 21  
*X<sub>I\*</sub>*, 21  
*xIndirect*, 7  
*X\_INDIRECT\_INSTR*, 5  
*X\_INSTR*, 7  
*xLabel*, 7  
*X\_LABEL\_INSTR*, 5  
*xlada*, 6, 36  
*xli*, 5  
*xll*, 5, 40  
*xlrda*, 6, 36  
*X\_NON\_LABEL*, 41  
*XOR*, 45  
*X<sub>P</sub>*, 42  
*xPa*, 7  
*xProc*, 7  
*xrg*, 5, 37  
*xrgs*, 5, 37  
*xrja*, 5, 38  
*xrjal*, 5, 38  
*xrjb*, 5, 38  
*xrjbl*, 5, 38  
*xsdr*, 6, 35  
*xsdrh*, 6, 35  
*xsdro*, 6, 35  
*xsdrs*, 6, 35