The DeCCo project papers IV Z Specification of Linker and Hexer

Susan Stepney

University of York Technical Report YCS-2002-361

June 2003

© Crown Copyright 2003

PERMITTED USES. This material may be accessed as downloaded onto electronic, magnetic, optical or similar storage media provided that such activities are for private research, study or in-house use only.

RESTRICTED USES. This material must not be copied, distributed, published or sold without the permission of the Controller of Her Britannic Majesty's Stationery Office.

Contents 1 Introduction 1 2 Informal overview of linker 2 2.1 Design Decisions 2 2.2 Concepts 2 2.3 Compiler output 3 2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators <th>Tł</th> <th>e DeCCo project papers IV: Z Specification of Linker and Hexer</th> <th>i</th>	Tł	e DeCCo project papers IV: Z Specification of Linker and Hexer	i
1 Introduction 1 2 Informal overview of linker 2 2.1 Design Decisions 2 2.2 Concepts 2 2.3 Compiler output 3 2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 17 6.5 Update aseq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 <t< th=""><th>C</th><th>ontents</th><th></th></t<>	C	ontents	
2 Informal overview of linker 2 2.1 Design Decisions 2 2.2 Concepts 2 2.3 Compiler output 3 2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24			1
2.1 Design Decisions 2 2.2 Concepts 2 2.3 Compiler output 3 2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 13 6 Linker type checking semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24	1	Introduction	T
2.2 Concepts 2 2.3 Compiler output 3 2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 13 6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 7.3 Semantics 27 8 </th <th>2</th> <th>Informal overview of linker</th> <th>2</th>	2	Informal overview of linker	2
2.3 Compiler output 3 2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 13 6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27		2.1 Design Decisions	2
2.4 Code structure 4 3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 13 6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 8 Hexer 27 8.1 Semantics 27		2.2 Concepts	2
3 Linker input — assigning memory locations 6 3.1 Memory Assignment 6 3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7 Actual Linker 24 7.1 Optimised operators 24 8 Hexer 27 8.1 Semantics 27		2.3 Compiler output	3
3.1Memory Assignment63.2Free block manipulations73.3Extractor functions73.4Allocation of operator stack83.5Assignment of module memory space93.6Additional global functions required104Linker symbol declaration semantics115Linker type checking semantics136Linker dynamic semantics166.1Phases166.2Label environment166.3Update X_DATA_INSTR 166.4Update X_INSTR 226.6Process module227Actual Linker247.1Optimised operators248Hexer278.1Semantics27		2.4 Code structure	4
3.1Memory Assignment63.2Free block manipulations73.3Extractor functions73.4Allocation of operator stack83.5Assignment of module memory space93.6Additional global functions required104Linker symbol declaration semantics115Linker type checking semantics136Linker dynamic semantics166.1Phases166.2Label environment166.3Update X_DATA_INSTR 166.4Update X_INSTR 226.6Process module227Actual Linker247.1Optimised operators248Hexer278.1Semantics27	3	Linker input — assigning memory locations	6
3.2 Free block manipulations 7 3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 13 6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27		1 8 8 7	
3.3 Extractor functions 7 3.4 Allocation of operator stack 8 3.5 Assignment of module memory space 9 3.6 Additional global functions required 10 4 Linker symbol declaration semantics 11 5 Linker type checking semantics 13 6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 17 6.5 Update seq X_INSTR 22 6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 8 Hexer 27 8.1 Semantics 27			
3.4Allocation of operator stack83.5Assignment of module memory space93.6Additional global functions required104Linker symbol declaration semantics115Linker type checking semantics136Linker dynamic semantics166.1Phases166.2Label environment166.3Update X_DATA_INSTR 166.4Update seq X_INSTR 226.6Process module227Actual Linker247.1Optimised operators247.2Linking248Hexer278.1Semantics27		*	
3.5Assignment of module memory space93.6Additional global functions required104Linker symbol declaration semantics115Linker type checking semantics136Linker dynamic semantics166.1Phases166.2Label environment166.3Update X_DATA_INSTR 166.4Update X_INSTR 176.5Update seq X_INSTR 226.6Process module227Actual Linker247.1Optimised operators247.2Linking248Hexer278.1Semantics27			8
3.6Additional global functions required104Linker symbol declaration semantics115Linker type checking semantics136Linker dynamic semantics166.1Phases166.2Label environment166.3Update X_DATA_INSTR 166.4Update X_INSTR 176.5Update seq X_INSTR 226.6Process module227Actual Linker247.1Optimised operators247.2Linking248Hexer278.1Semantics27		1	
5 Linker type checking semantics 13 6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update $X_{-DATA_{-}INSTR}$ 16 6.4 Update X_{-INSTR} 16 6.4 Update X_{-INSTR} 17 6.5 Update seq X_{-INSTR} 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27			0
6 Linker dynamic semantics 16 6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 16 6.5 Update seq X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27	4	Linker symbol declaration semantics 1	1
6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 16 6.5 Update seq X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27	5	Linker type checking semantics 1	3
6.1 Phases 16 6.2 Label environment 16 6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 16 6.5 Update seq X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27	6	Linker dynamic semantics	6
6.3 Update X_DATA_INSTR 16 6.4 Update X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27		•	6
6.4 Update X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27		6.2 Label environment	6
6.4 Update X_INSTR 17 6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27		6.3 Update X_DATA_INSTR	6
6.5 Update seq X_INSTR 22 6.6 Process module 22 7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27			7
7 Actual Linker 24 7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27			2
7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27		6.6 Process module	2
7.1 Optimised operators 24 7.2 Linking 24 8 Hexer 27 8.1 Semantics 27	7	Actual Linker 2	4
7.2 Linking 24 8 Hexer 27 8.1 Semantics 27			4
8.1 Semantics $\ldots \ldots 27$			4
8.1 Semantics $\ldots \ldots 27$	8	Hexer 2	7
	0		
8.2 Hexing AspAL instructions			
8.3 Hexing common instructions			

ii

8.4	Multiple instruction processing		•			•				•		30
8.5	Hexer implementation \ldots .		•		•		•			•		30

Preface

Historical background of the DeCCo project

In 1990 Logica's Formal Methods Team performed a study for RSRE (now QinetiQ) into how to develop a compiler for high integrity applications that is itself of high integrity. In that study, the source language was Spark, a subset of Ada designed for safety critical applications, and the target was Viper, a high integrity processor. Logica' Formal Methods Team developed a mathematical technique for specifying a compiler and proving it correct, and developed a small proof of concept prototype. The study is described in [Stepney *et al.* 1991], and the small case study is worked up in full, including all the proofs, in [Stepney 1993]. Experience of using the PVS tool to prove the small case study is reported in [Stringer-Calvert *et al.* 1997]. Futher developments to the method to allow separate compilation are described in [Stepney 1998].

Engineers at AWE read about the study and realised the technique could be used to implement a compiler for their own high integrity processor, called the ASP (Arming System Processor). They contacted Logica, and between 1992 and 2001 Logica used these techniques to deliver a high integrity compiler, integrated in a development and test environment, for progressively larger subsets of Pascal.

The full specifications of the final version of the DeCCo compiler are reproduced in these technical reports. These are written in the Z specification language. The variant of Z used is that supported by the Z Specific Formaliser tool [Formaliser], which was used to prepare and type-check all the DeCCo specifications. This variant is essentially the Z described in the Z Reference Manual [Spivey 1992] augmented with a few new constructs from ISO Standard Z [ISO-Z]. Additions to ZRM are noted as they occur in the text.

The DeCCo Reports

The DeCCo Project case study is detailed in the following technical reports (this preface is common to all the reports):

I. Z Specification of Pasp

The denotational semantics of the high level source language, Pasp. The definition is split into several static semantics (such as type checking) and a dynamic semantics (the meaning executing a program). Later smeantics are not defined for those programs where the result of earlier semantics is **error**.

II. Z Specification of Asp, AspAL and XAspAL

The denotational semantics of the low level target assembly languages. XAspAL is the target of compilation of an individual Pasp module; it is AspAL extended with some cross-module instructions that are resolved at link time. The meaning of these extra instructions is given implicitly by the specification of the linker and hexer. AspAL is the target of linking a set of XAspAL modules, and also the target of compilation of a complete Pasp program. Asp is the non-relocatable assembly language of the chip, with AspAL's labels replaced by absolute program addresses. The semantics of programs with errors is not defined, because these definitions will only ever be used to define the meaning of correct, compiled programs.

III. Z Specification of Compiler Templates

The operational semantics of the Pasp source language, in the form of a set of XAspAL target language templates.

IV. Z Specification of Linker and Hexer

The linker combines compiled XAspAL modules into a single compiled AspAL program. The hexer converts a relocatable AspAL program into an Asp program located at a fixed place in memory.

V. Compiler Correctness Proofs

The compiler's operational semantics are demonstrated to be equivalent to the source language's denotational semantics, by calculating the meaning of each Pasp construct, and the corresponding meaning of the AspAL template, and showing them to be equivalent. Thus the compiler transformation is *meaning preserving*, and hence the compiler is correct.

VI. Z to Prolog DCTG translation guidelines

The Z specifications of the Pasp semantics and compiler templates are translated into an executable Prolog DCTG implementation of a Pasp interpreter and Pasp-to-Asp compiler. The translation is done manually, following the stated guidelines.

Acknowledgements

We would like to thank the client team at AWE – Dave Thomas, Wilson Ifill, Alun Lewis, Tracy Bourne – for providing such an interesting development project to work on.

We would like to thank the rest of the development team at Logica: Tim Wentford, John Taylor, Roger Eatwell, Kwasi Ametewee.

1 Introduction

This document provides the specification for the linker and hexer.

The linker transforms a sequence of XAspAL modules into an AspAL program. The linker specification includes the abstract syntax and semantics, and links together a number of compiled AspAL modules, *CompModule*. The linker output program can be demonstrated to have the same meaning as an equivalent Pasp program.

The hexer transforms an AspAL program into an Asp progrm. This transformation is straightforward for the majority of the instructions, where no change is required. AspAL label instructions are transformed to Asp absolute program address instructions. This can result in a single AspAL instruction being transformed in to a sequence of Asp instructions.

2 Informal overview of linker

This section gives an overview of the definition of the linker. The purpose of the linker is to link compiled module segments into one compiled program.

2.1 Design Decisions

2

There are a number of design decisions that have been taken during the specification of the linker, and modules. These are as follows

- All module names have to be unique.
- All export identifiers have to be unique that is, procedures and functions with the same name cannot be exported from two different modules.
- All standard modules have to have an export declaration, even if it is empty.
- All names of functions and procedures imported into a module must be exported in a previous module in the linking list.
- No import can also be exported from the same module.

2.2 Concepts

The modules are written in Pasp. Pasp modules are compiled into XAspAL code segments. The XAspAL instruction set is the labelled AspAL instruction set extended with extra X instructions required by the linker.

The set of instructions constituting AspAL is the XAspAL set with the crossmodule instructions removed.

 $AspAL == XAspAL \setminus \{xProc, xCall, xBvar\}$

The Asp instruction set has jump and goto instructions to specific data address locations. It is AspAL with all the remaining X-instructions removed, and the label values replaced by the specific locations and offsets.

 $Asp == AspAL \setminus \{xData, xIndirect, xLabel\}$

So, for a Pasp module, the compiler performs the following action

 $compile: Module \rightarrow CompModule$

which is

 $compile: Module \rightarrow seq XAspAl \times \dots$

One the Pasp modules have been compiled individually, they can be linked (see later).

2.3 Compiler output

The output from the compilation stage is a collection of items. These are required by the linker, and comprise the module's name, the compiled XAspAl instructions, the amount of memory required for stack and heap, and the addresses of the fixed variables, the symbol declaration environment, the type checking environment, and the compiler translation environment. These are combined into a single syntactic structure *CompModule*, which has been declared earlier but is displayed again here for convenience, along with definitions of the module compiler templates.

CompModule ==	
ID	module name
$\times \text{seq} X_INSTR$	compiled code, XAspAL
$\times \mathbb{N}$	size, heap $+$ stack
$\times (\mathbb{P} ATTR \to \mathbb{P} DATA_ADDRESS)$	fixed AT vars
$\times EnvD$	declaration environment
$\times EnvT$	type environment
$\times EnvOTrace$	translation environment
\times MO	memory allocation map




Figure 1: Compiled code structure of a module, and a main module

 \mathcal{O}_M : Module \rightarrow CompModule \mathcal{O}_{M^*} : seq Module \rightarrow seq CompModule \mathcal{O}_{MA} : MainModule \rightarrow CompModule

The linker then takes these segments to AspAL (which is a subset of X_INSTR as defined previously). The standard module and main module are treated differently, and so are defined separately.

 $link : seq CompModule \times CompModule \rightarrow seq X_INSTR$

Then the hexer takes the AspAL, and generates Asp. It does this by removing the abstract jumps to labels, replacing them with jumps to specific addresses, thereby removing the relocatable nature of the AspAL.

 $hex : seq AspAL \rightarrow seq Asp$

2.4 Code structure

Figure 1 shows the structure of a compiled module, and a compiled main module.

Figure 2 shows the structure of a linked program of modules. The linker fixes up the labels so that they do not clash, and puts the modules in contiguous memory space, so that at the end of initialisation code in one module is the jump at the beginning of the next module.




Figure 2: Linked code structure of a sequence of modules

3 Linker input — assigning memory locations

Parent Section: Compiler Specification

The input to the linker, is a sequence of *CMODULE*, along with some other required information. The *minaddr*, and *maxaddr* data addresses specify the memory range where the linked program's data should reside. All the fixed variables should be within this range, as well as the modules' heaps and stacks and the operator stack. In addition, the value of *sizetopop* is required, which is currently fixed at 16.

The assignment of memory addresses for each module, fixed variable, and operator stack has to be performed in a definite order, and at each stage checks are required to ensure that the space has been correctly assigned.

3.1 Memory Assignment

The free (unallocated) memory is modelled as a sequence of free memory blocks (pairs of addresses). The pairs of addresses define a range of memory locations, inclusive at both extremities.

$$Free == \{ F : seq(ADDR \times ADDR) \mid \\ (\forall n : dom F \bullet (F n).1 \le (F n).2) \\ \land (\forall n : dom(front F) \bullet (F n).2 < (F (n+1)).1) \}$$

The constraints ensure that no blocks are empty, that blocks do not overlap, and that later blocks are at higher addresses.

When a new address is required a value is removed from those available. Initially *Free* is given by the hardware memory map.

Address assignment proceeds as follows:

- 1. The given location 'AT' variables are assigned.
- 2. The operator stack is assigned at the highest value possible, and the value of topOp is set

3. Each module's space is assigned in order, using the lowest addressed large enough block.

3.2 Free block manipulations

freesize takes a sequence of free blocks, and returns the corresponding sequence of their sizes.

$$freeSize: Free \to seq \mathbb{N}$$

$$\forall F: Free \bullet$$

$$freeSize F = \{ n: dom F \bullet n \mapsto (1 + (F n).2 - (F n).1) \}$$

blockify takes a set of addresses, and returns the free block structure that contains precisely those addresses.

$$\begin{array}{c} blockify: \mathbb{P} \ ADDR \to Free \\ \hline \forall \Delta : \mathbb{P} \ ADDR \bullet \\ \exists \ F : Free \mid \Delta = \bigcup \{ \ n : \operatorname{dom} F \bullet (F \ n).1 \dots (F \ n).2 \ \} \bullet \\ blockify \ \Delta = F \end{array}$$

3.3 Extractor functions

Two functions are required to extract required information from the *CMODULE*s. These are for the variables at fixed addresses, and the sizes of the modules.

The getAts function extracts the fixed 'AT' addresses from a sequence of modules.

$$getAts : seq CompModule \leftrightarrow seq(\mathbb{P} ATTR \leftrightarrow \mathbb{P} ADDR)$$
$$\forall M : seq CompModule \bullet$$
$$getAts \ M = \{ \ n : dom M \bullet n \mapsto (M \ n).\alpha \}$$

The *getModSize* function extracts the module sizes from a sequence of modules.

 $getModSize : seq CompModule \rightarrow seq \mathbb{N}$ $\forall M : seq CompModule \bullet$ $getModSize M = \{ n : dom M \bullet n \mapsto (M \ n).size \}$

3.4 Allocation of operator stack

The operator stack memory is allocated at the top of the highest possible location in the given free memory (done after assignment of the AT variables).

 $\begin{array}{l} assignTopOp: Free \times \mathbb{N} \leftrightarrow Free \times ADDR \\ \hline \forall F: Free; \ size: \mathbb{N} \bullet \\ \exists s: \operatorname{seq} \mathbb{N}; \ maxBlock: \mathbb{N} \mid \\ s = freeSize \ F \wedge maxBlock = max(\operatorname{ran} s) \bullet \\ (maxBlock < size \Rightarrow assignTopOp(F, size) = (F, 0)) \\ \wedge (size \leq maxBlock \Rightarrow \\ (\ \exists n: \operatorname{dom} F; \ F': Free; \ \delta: ADDR \mid \\ n = max(\operatorname{dom}(s \triangleright (0 \dots (size - 1)))) \\ \wedge (F', \delta) = \\ & \operatorname{if} s \ n = size \\ & \operatorname{then} (squash(\{n\} \triangleleft F), (F \ n).1) \\ & \operatorname{else} (F \oplus \{n \mapsto ((F \ n).1, (F \ n).2 - size)\}, \\ (F \ n).2 - size + 1) \bullet \\ & assignTopOp(F, size) = (F', \delta)) \end{array}$

- *maxblock < size* : there is no free block large enough for the operator stack.
- n: the index of the highest block in memory large enough to hold the operator stack
- F': the free memory after assigning the operator stack: if the selected block is the same size as the stack, it is removed from the free sequence; if it is larger than the operator stack, it remains in the free sequence, but with reduced size.

• δ : the address allocated to of the operator stack (the smallest data address of the assigned block).

3.5 Assignment of module memory space

Each module is allocated its required space (the total of its stack and heap). The stack starts at the top of the allocated block of memory, and works down. The heap upwards from the bottom.

The assign Val function is very similar to assign Top Op, except that it starts at the lowest free memory address trying to find space to allocate the memory for the module. If no block of memory large enough can be found then the module has the address start zero assigned to it.

```
 \begin{array}{l} assign Val: Free \times \mathbb{N} \leftrightarrow Free \times ADDR \\ \hline \forall F: Free; \ size: \mathbb{N} \bullet \\ \exists s: seq \mathbb{N}; \ maxBlock: \mathbb{N} \mid \\ s = freeSize \ F \wedge maxBlock = max \ (ran \ s) \bullet \\ (maxBlock < size \Rightarrow assign Val(F, size) = (F, 0)) \\ \wedge (size \leq maxBlock \Rightarrow \\ ( \ \exists n: \mathrm{dom} \ F; \ F': Free; \ \delta: ADDR \mid \\ n = min(\mathrm{dom}(s \vDash (0 \dots (size - 1)))) \\ \wedge (F', \delta) = \\ & \mathbf{if} \ s \ n = size \\ & \mathbf{then} \ (squash(\{n\} \preccurlyeq F), (F \ n).1) \\ & \mathbf{else} \ (F \ \oplus \{n \mapsto ((F \ n).1 + size, (F \ n).2)\}, \\ (F \ n).1) \bullet \\ & assign Val(F, size) = (F', \delta)) \ ) \end{array}
```

The assignMod function takes a sequence of free blocks, and a sequence of module sizes, and assigns each module the required space, if possible. The output is the updated sequence of free blocks and a sequence of start addresses for each module. Any modules that cannot be allocated space are assigned the address 0. $\begin{array}{l} assignMod: Free \times \operatorname{seq}_{1} \mathbb{N} \twoheadrightarrow Free \times \operatorname{seq}_{1} ADDR \\ \hline \forall \, F: Free; \, size: \mathbb{N} \bullet \\ \exists \, F': Free; \, \delta: ADDR \mid \\ (F', \delta) = assignVal(F, size) \bullet \\ assignMod(F, \langle size \rangle) = (F', \langle \delta \rangle) \\ \hline \forall \, F: Free; \, size: \mathbb{N}; \, s: \operatorname{seq}_{1} \mathbb{N} \bullet \\ \exists \, F', F'': Free; \, \delta: ADDR; \, \Delta: \operatorname{seq}_{1} ADDR \mid \\ (F', \delta) = assignVal(F, size) \\ \land (F'', \Delta) = assignMod(F', s) \bullet \\ assignMod(F, \langle size \rangle \frown s) = (F'', \langle \delta \rangle \frown \Delta) \end{array}$

3.6 Additional global functions required

Additional global functions and declarations are required to resolve actual parameter addressing across modules.

A sequence of the addresses of the *at* variables is required. This is made global so that it can be accessed from within the type checking and the linker; its value is defined in \mathcal{T}_L later.

 $atsMap : seq(\mathbb{P}ATTR \rightarrow \mathbb{P}ADDR)$

Functions that map each module to its start address, to its operational trace environment, and to its memory allocation map, are required. A value for the address of *topop* is required. These are made global so that they can be accessed from within the linker; their values are defined in *link* later.

> $modStart : ID \rightarrow ADDR$ $compEnv : ID \rightarrow EnvOTrace$ $compMap : ID \rightarrow MO$ topop : ADDR

4 Linker symbol declaration semantics

The symbol declaration semantics for the linker are analogous to those defined for the modularised program, \mathcal{D}_{MP} .

All the symbols within each module have been checked on compilation. Each module's symbol declaration semantics has been restricted to those *ID*s visible outside the module, that is, exports and module names. We therefore want to ensure that module names are not multiply declared. We also want to check that imports to a module have been declared as an export in a previous module. Therefore, each of the symbol declaration semantics also includes all the imported *ID*, so that these can be checked for previous export declarations.

The symbol environment defined for the modularised program semantics, EnvD, is used for the linker also. The function checkLink is re-used to perform the required linker checks.

The CompModule's declaration semantics update the linker environment EnvD with the appropriate information from the module's declaration semantics. The EnvD environment is updated with checkLink applied to the module's environment.

$$\mathcal{D}_{LM}: CompModule \leftrightarrow EnvDTrace \leftrightarrow EnvDTrace$$
$$\forall CompModule \bullet \mathcal{D}_{LM} \ \theta CompModule = checkLink(\xi, \rho\delta)$$

The usual extension to a sequence of modules allows a definition of \mathcal{D}_{LM^*} .

$$\begin{array}{l} \mathcal{D}_{LM^*} : \operatorname{seq} \operatorname{CompModule} \leftrightarrow \operatorname{EnvDTrace} \to \operatorname{EnvDTrace} \\ \overline{\mathcal{D}_{LM^*}\langle } \rangle = \operatorname{id} \operatorname{EnvDTrace} \\ \forall \, cm : \, \operatorname{CompModule}; \, M : \operatorname{seq} \, \operatorname{CompModule}; \, \rho \delta t : \, \operatorname{EnvDTrace} \bullet \\ \exists \, \rho \delta t', \rho \delta t'' : \, \operatorname{EnvDTrace} \mid \\ \rho \delta t' = \mathcal{D}_{LM} \, \operatorname{cm} \, \rho \delta t \wedge \rho \delta t'' = \mathcal{D}_{LM^*} \, M \, \rho \delta t' \bullet \\ \mathcal{D}_{LM^*}(\langle \operatorname{cm} \rangle \ \frown \ M) \rho \delta t = \rho \delta t'' \end{array}$$

The \mathcal{D}_L semantics checks naming for a complete program. This ensures that there are no name clashes between any exports, or module names, as well

as checking that for each import there is a preceding export from another module.

$$\mathcal{D}_{L} : \operatorname{seq} CompModule \times CompModule \to EnvDTrace$$

$$\forall M : \operatorname{seq} CompModule; \ cm : CompModule \bullet$$

$$\exists \rho \delta t, \rho \delta t' : EnvDTrace \mid$$

$$\rho \delta t = \mathcal{D}_{LM^{*}} \ M \varnothing \wedge \rho \delta t' = \mathcal{D}_{LM} \ cm \ \rho \delta t \bullet$$

$$\mathcal{D}_{L}(M, cm) = \rho \delta t'$$

The linker's declaration semantics are correct if the following condition is satisfied.

 $\begin{array}{l} LinkDeclOkay _ \\ M : seq CompModule \\ cm : CompModule \\ \hline \rho \delta t0 = \mathcal{D}_L(M, cm) \\ (\operatorname{ran} \circ \bigcup \circ \operatorname{ran})\rho \delta t0 \subseteq \{checkOK, ImportOK\} \end{array}$

This check encapsulates all the modules' and program's declaration checking. If this fails then the particular module, and identifier can be found which are incorrectly declared.

5 Linker type checking semantics

The type checking semantics for the linker are analogous to those defined for the modularised program, \mathcal{T}_{MP} .

We know, from the symbol declaration semantics for the linker, that any import declaration is previously exported. The main type checking for the linker is to ensure that the types of imported declarations match those of the actual declaration in the exporting module. A type check environment is produced that defines the check state for each import to modules within the program.

The *CompModule*'s type semantics update the linker's type check environment with a check state for each imported declaration to the module. It is already known from checks at the compilation stage that the type check environment for the module checks correctly.

 $\mathcal{T}_{LM}: CompModule \leftrightarrow$ EnvTTrace × EnvDTrace \leftrightarrow EnvTTrace × EnvDTrace $\forall CompModule \bullet \mathcal{T}_{LM} \ \theta CompModule = checkLinkType(\xi, \rho\tau)$

The usual extension to a sequence of modules allows a definition of \mathcal{T}_{LM^*} .

$$\begin{aligned} \mathcal{T}_{LM^*} &: \operatorname{seq} \operatorname{CompModule} \leftrightarrow \\ & \operatorname{EnvTTrace} \times \operatorname{EnvDTrace} \leftrightarrow \operatorname{EnvTTrace} \times \operatorname{EnvDTrace} \\ \overline{\mathcal{T}_{LM^*}\langle } &= \operatorname{id}(\operatorname{EnvTTrace} \times \operatorname{EnvDTrace}) \\ \forall \, cm : \, \operatorname{CompModule}; \, M : \operatorname{seq} \, \operatorname{CompModule}; \\ & \rho\tau\delta t : \, \operatorname{EnvTTrace} \times \operatorname{EnvDTrace} \bullet \\ & \exists \, \rho\tau\delta t', \rho\tau\delta t'' : \, \operatorname{EnvTTrace} \times \operatorname{EnvDTrace} \mid \\ & \rho\tau\delta t' = \mathcal{T}_{LM} \, \operatorname{cm} \, \rho\tau\delta t \wedge \rho\tau\delta t'' = \mathcal{T}_{LM^*} \, M \, \rho\tau\delta t' \bullet \\ & \mathcal{T}_{LM^*}(\langle cm \rangle \cap M)\rho\tau\delta t = \rho\tau\delta t'' \end{aligned}$$

The \mathcal{T}_L semantics type checks the linking of a complete program. The module's type checking is performed for the compilation, and is known to be correct. The linker semantics ensure that the types of declarations that are exported from a module, and any import using that declaration, are the same. This also sets the global *atsMap* sequence.

 $\begin{aligned} \mathcal{T}_L : & \operatorname{seq} \ CompModule \times CompModule \leftrightarrow EnvTTrace \times EnvDTrace \\ & \forall M : \operatorname{seq} \ CompModule; \ cm : \ CompModule \mid LinkDeclOkay \bullet \\ & \exists \ \rho\tau\delta t, \rho\tau\delta t' : EnvTTrace \times EnvDTrace \mid \\ & atsMap = getAts(M \land \langle cm \rangle) \\ & \land \ \rho\tau\delta t = \mathcal{T}_{LM^*} \ M(\varnothing, \varnothing) \\ & \land \ \rho\tau\delta t' = \mathcal{T}_{LM} \ cm \ \rho\tau\delta t \bullet \\ & \mathcal{T}_L(M, \ cm) = \rho\tau\delta t' \end{aligned}$

The type checking semantics also ensures that attributed variables are assigned to sensible memory locations. These locations depend on the supplied hardware memory map. *minAddr* and *maxAddr* are the lowest and highest addressable memory locations. *voidMap* is the set of non-addressable locations between these extremes; *nvramMap* is the set of *nvram* locations; *readOnlyMap* is the set of read only locations; *writeOnlyMap* is the set of write only locations. *ram* is all the remaining locations, derived from the above values.

The linker's type checking semantics are correct if the following conditions are satisfied.

LinkTypeOkay
LinkDeclOkay
hw:HwMap
$(\operatorname{ran} \circ second)(\mathcal{T}_L(M, cm)) = \varnothing$
$disjoint \bigcup \circ \operatorname{ran} \circ atsMap$
$\exists HwMap; map : \mathbb{P}ATTR \to \mathbb{P}ADDR \mid$
$hw = \theta HwMap$
$\land map = \{ A : \{ \emptyset, \{nvram\}, \{readOnly\}, \{writeOnly\} \} \bullet$
$A \mapsto \bigcup \{ n : \operatorname{dom} atsMap \bullet atsMap \ n \ A \} \} \bullet$
disjoint $\langle voidMap, \bigcup (\operatorname{ran} map) \rangle$
$\land map\{nvram\} \subseteq ram \cup nvramMap$
$\land map\{readOnly\} \subseteq ram \cup readOnlyMap$
$\land map\{writeOnly\} \subseteq ram \cup writeOnlyMap$
$\wedge map \ \varnothing \subseteq ram \cup nvramMap$

The conditions ensure that:

- the linked modules type-check correctly
- no 'AT' locations overlap between modules (that the locations do not overlap within a module is checked at compile time)
- that memory attributes are assigned to appropriate physical memory types:
 - no variables are assigned to *void* loactions
 - nvram variables are assigned to ram or nvram memory
 - readOnly variables are assigned to ram or readOnly memory
 - writeOnly variables are assigned to ram or writeOnly memory
 - 'AT' variables with no requested memory type are assigned to ram or nvram memory

6 Linker dynamic semantics

6.1 Phases

The dynamic semantics can be defined in a number of phases.

6.1.0.1 Make all labels unique. Each module has unique label numbering, but the labels numbers have to be made unique across all the modules

6.1.0.2 Flatten. All the labels are now unique, and so the sequence of module segments can be flattened, and concatenated to the main code segment.

6.1.0.3 Replace X instructions. All the xProc and xCall XAspAL instructions have to be replaced with AspAL instructions.

6.1.0.4 Jump to start of code. If there is any unsigned library code present, a jump around this to the first module is needed.

All of these phases can be incorporated into a single pass by the linker.

6.2 Label environment

EnvL is a label environment, used to map procedures and functions to their corresponding unique labels.

EnvL == Env[LABEL]

6.3 Update *X*_*DATA*_*INSTR*

upddata updates a particular X_DATA_INSTR with the new memory offset required, so that all the instructions use fixed addressing. This takes an

XAspAL instruction to a AspAL instruction that can be understood by the hexer.

 $\begin{array}{l} upddata: X_DATA_INSTR \times ADDR \times ADDR \times \mathbb{N} \rightarrow X_INSTR\\ \hline\forall \ dinstr: X_DATA_INSTR; \ start, \delta: ADDR; \ size: \mathbb{N} \bullet\\ upddata(xlrda, \delta, start, size) = xData(xlada, \delta + start)\\ \land \ upddata(xsdro, \delta, start, size) = xData(xsdr, topop + \delta)\\ \land \ upddata(xsdrs, \delta, start, size) = xData(xsdr, start + size - 2 - \delta)\\ \land \ upddata(xsdrh, \delta, start, size) = xData(xsdr, start + \delta)\\ \land \ upddata(xlada, \delta, start, size) = xData(xlada, \delta)\\ \land \ upddata(xsdr, \delta, start, size) = xData(xsdr, \delta)\\ \land \ upddata(xsdr, \delta, start, size) = xData(xsdr, \delta)\\ \land \ upddata(xsdr, \delta, start, size) = xData(xsdr, \delta)\\ \end{array}$

updparam updates a single actual parameter call instruction.

$$\begin{array}{l} updparam: ID \times ID \times ID \rightarrow X_INSTR\\ \hline \forall \xi, \xi', \xi f: ID \bullet\\ \exists \xi m: ID; \ \rho ot: EnvOTrace; \ \mu o: MO; \ l: LOCN \mid\\ (\xi f \notin \operatorname{dom}(\rho \delta t0 \ \xi) \Rightarrow \xi m = \xi)\\ \wedge (\xi f \in \operatorname{dom}(\rho \delta t0 \ \xi) \Rightarrow \rho \delta t0 \ \xi m \ \xi f = checkOK)\\ \wedge \rho ot = compEnv \ \xi m \wedge \mu o = compMap \ \xi m\\ \wedge l = opLoc^{\sim}(\rho ot \ \xi f \ \xi')\langle \ \rangle \bullet\\ updparam(\xi, \xi f, \xi') =\\ xData(xsdr, modStart \ \xi m + head(\mu o \ l))\end{array}$$

6.4 Update X_INSTR

updsngl takes a single XAspAL X_INSTR and converts it to the corresponding AspAL instruction (still an X_INSTR). It ensures that all the labels are unique by adding the accumulated label offset value n (in SizeAddr) of all the modules processed so far to any label instructions in this module. It also maintains the highest numbered label defined in the module, m in LabelEnv, as well as the mapping of the module's procedure and function names to their unique labels. The ρl label environment is the combination of exports already defined, overridden by any local procedure and function definitions. This mapping provides all the information required to replace any xCall call in the module.

LabelEnv	
$m:\mathbb{N}$	I
ho l: EnvL	
$used: \mathbb{P} \ LABEL$	I
SizeAddrs	
$\xi: ID$	1
$n, size: \mathbb{N}$	
start: ADDR	

6.4.1 Update xData

An xData instruction is updated by replacing any relative addressing with absolute addressing.

 $updsngl : X_INSTR \times LabelEnv \times SizeAddrs \leftrightarrow \\seq X_INSTR \times LabelEnv \\ \forall i : X_INSTR; LabelEnv; SizeAddrs | i \in ran xData \bullet \\\exists di : X_DATA_INSTR; \delta : ADDR; I' : seq X_INSTR | \\i = xData(di, \delta) \\\land I' = \langle upddata(di, \delta, start, size) \rangle \bullet \\updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv)$

6.4.2 Update xProc

An xProc instruction is replaced by an xLabel instruction, identifying the instruction as the start of the routine.

$$\begin{array}{l} \forall i: X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xProc \bullet \\ \exists \xi': ID; \ l: LABEL; \ I': \operatorname{seq} X_INSTR; \ LabelEnv' \mid \\ i = xProc(\xi', l) \\ \land m' = max \ \{m, l\} \\ \land \rho l' = \rho l \oplus \{\xi' \mapsto (l+n)\} \\ \land used' = used \\ \land I' = \langle xLabel \ (xli, l+n) \rangle \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv') \end{array}$$

6.4.3 Update xLabel

An xLabel instruction where the label is unique relative to the module is updated with a label that is globally unique.

 $\forall i : X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xLabel \bullet \\ \exists li : X_LABEL_INSTR; \ l : LABEL; \ I' : \operatorname{seq} X_INSTR; \ LabelEnv' \mid \\ i = xLabel(li, l) \\ \land m' = \operatorname{if} li = xli \ \operatorname{then} \ max\{m, l\} \ \operatorname{else} m \\ \land \rho l' = \rho l \\ \land used' = used \\ \land I' = \langle xLabel(li, l + n) \rangle \bullet \\ updsngl(i, \thetaLabelEnv, \thetaSizeAddrs) = (I', \thetaLabelEnv')$

6.4.4 Update xBvar

An xBvar instruction is replaced by an xData instruction referencing the appropriate variable in the exporting module.

$$\begin{array}{l} \forall i: X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xBvar \bullet \\ \exists \xi', \xim: ID; \ N: \operatorname{seq} \mathbb{N}; \ A: \mathbb{P} ATTR; \\ \rho ot: EnvOTrace; \ \mu o: MO; \ l: LOCN; \ \delta: ADDR; \\ I': \operatorname{seq} X_INSTR \mid \\ i = xBvar(\xi', N) \land \xim \in \operatorname{dom} \rho \delta t0 \\ \land \xi' \in \operatorname{dom}(\rho \delta t0 \ \xim) \\ \land A = (variable^{\sim} \ (\rho \tau t0 \ \xim \ \xi')).A \\ \land \rho ot = compEnv \ \xim \land \mu o = compMap \ \xim \\ \land l = opLoc^{\sim}(\rho ot \ \xim \ \xi')N \land \delta = head(\mu o \ l) \\ \land I' = \langle xData(xlada, \\ \mathbf{if} \ A \cap \operatorname{ran} \ dataAt = \varnothing \\ \mathbf{then} \ modStart \ \xim + \delta \ \mathbf{else} \ \delta) \rangle \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv) \end{array}$$

6.4.5 Update xConst

An *xConst* instruction is replaced by load instructions that load the value of the appropriate constant in the exporting module.

 $\forall i : X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xConst \bullet \\ \exists \xi', \xim : ID; \ \rho ot : EnvOTrace; \ \kappa : VALUE; \ I' : \operatorname{seq} X_INSTR \mid \\ i = xConst\xi' \land \xim \in \operatorname{dom} \rho \delta t0 \\ \land \xi' \in \operatorname{dom}(\rho \delta t0 \ \xim) \\ \land \rho ot = \operatorname{compEnv} \xim \\ \land \kappa = opExport^{\sim}(\rho ot \ \xim \ \xi') \\ \land I' = \mathcal{O}_{l\tau i}(\operatorname{constType} \kappa, number \ \kappa) \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv)$

6.4.6 Update *xCall*

The xCall instruction is replaced by an xrg goto instruction, with a label identifying the routine to go to. The routine could be internal or external to the module. If a procedure or function is declared locally within a module, then it cannot also be imported to that module, and so the call must be internal. Otherwise it is external.

$$\forall i : X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xCall \bullet \\ \exists \xi' : ID; \ I' : \operatorname{seq} X_INSTR \mid \\ i = xCall\xi' \\ \land I' = \langle xLabel(xrg, \rho l \ \xi') \rangle \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv)$$

6.4.7 Update *xCallOp*

An xCallOp instruction (optimised operator call) is replaces by an xrg goto instruction to that label.

$$\begin{array}{l} \forall i: X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xCallOp \bullet \\ \exists \, l: LABEL; \ I': \operatorname{seq} X_INSTR; \ LabelEnv' \mid \\ i = xCallOpl \land m' = m \land \rho l' = \rho l \\ \land used' = used \cup \{l\} \\ \land I' = \langle xLabel(xrg, l) \rangle \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv') \end{array}$$

6.4.8 Update xPa

An xPa instruction is replaced by the appropriate actual parameter call instruction.

$$\forall i : X_INSTR; \ LabelEnv; \ SizeAddrs \mid i \in \operatorname{ran} xPa \bullet \\ \exists \xi', fn : ID; \ I' : \operatorname{seq} X_INSTR \mid \\ i = xPa(fn, \xi') \\ \land I' = \langle updparam(\xi, fn, \xi') \rangle \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv)$$

6.4.9 Update xIndirect

The remaining instructions are unchanged.

 $\begin{array}{l} \forall i: X_INSTR; \ LabelEnv; \ SizeAddrs \mid \\ i \in \operatorname{ran} xIndirect \cup \operatorname{ran} indirect \cup \operatorname{ran} immediate \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (\langle i \rangle, \theta LabelEnv) \end{array}$

6.5 Update seq X_{-INSTR}

The *updseq* function takes a sequence of instructions and applies the *updsngl* function to each instruction in order.

 $updseq : seq X_INSTR \times LabelEnv \times SizeAddrs \leftrightarrow$ $seq X_INSTR \times LabelEnv$ $\forall i : X_INSTR; LabelEnv; SizeAddrs \bullet$ $updseq(\langle i \rangle, \theta LabelEnv, \theta SizeAddrs) =$ $updsngl(i, \theta InstrLabel, \theta SizeAddrs)$ $\forall i : X_INSTR; I : seq X_INSTR; LabelEnv; SizeAddrs \bullet$ $\exists I', I'' : seq X_INSTR; LabelEnv'; LabelEnv'' |$ $(I', \theta LabelEnv') = updsngl(i, \theta LabelEnv, \theta SizeAddrs)$ $\wedge (I'', \theta LabelEnv'') = updseq(I, \theta LabelEnv', \theta SizeAddrs) \bullet$ $updseq(\langle i \rangle \cap I, \theta LabelEnv, \theta SizeAddrs) = (I' \cap I'', \theta LabelEnv'')$

6.6 Process module

The final processing required is to handle the application of *updseq* one module at a time from the sequence of modules.

Before the module is processed, the input parameter *LabelEnv* contains:

- m, the highest label number used so far, in previous modules
- ρl , the export identifiers defined so far, mapped to their unique labels
- used, the labels used so far, in previous modules

At the end of the module processing, the output contains :

- m' is the highest (unlinked) label found in the module just processed, so m' + m is the new highest unique value.
- $\rho l''$, the mapping of all exports so far, with any local definitions. ρl is updated with any exports from this module. This set of exports is found from the *EnvDL* linker environment, which maintains all the imports and exports for each module. $\rho l''$ is restricted to this set, and combined with the original ρl .
- used', the labels used so far, in this and previous modules

$$processM : CompModule \times ADDR \times LabelEnv \leftrightarrow \\ seq X_INSTR \times LabelEnv \\ \forall CompModule; start : ADDR; LabelEnv \bullet \\ \exists InstrLabel'; \rho l'' : EnvL \mid \\ (I', \theta LabelEnv') = \\ updseq(I, \langle m == 0, \rho l == \rho l, used == used \rangle, \\ \langle \xi == \xi, n == m, size == size, start == start \rangle) \\ \land \rho l'' = \rho l \cup (dom(\rho \delta t0 \ \xi \rhd \{checkOK\}) \lhd \rho l') \bullet \\ processM(\theta CompModule, start, \theta LabelEnv) = \\ (I', \langle m == m' + m, \rho l == \rho l'', used == used' \rangle) \end{aligned}$$

The extension to a sequence of modules is the standard inductive definition.

 $processMs : seq CompModule \times seq ADDR \times LabelEnv \leftrightarrow seq X_INSTR \times LabelEnv$ $\forall LabelEnv \bullet processMs(\langle \rangle, \langle \rangle, \theta LabelEnv) = (\langle \rangle, \theta LabelEnv)$ $\forall cm : CompModule; M : seq CompModule; \delta : ADDR;$ $\Delta : seq ADDR; LabelEnv \bullet$ $\exists I', I'' : seq X_INSTR; LabelEnv'; LabelEnv'' \mid (I', \theta LabelEnv') = processM(cm, \delta, \theta LabelEnv)$ $\wedge (I'', \theta LabelEnv'') = processMs(M, \Delta, \theta LabelEnv') \bullet processMs(\langle cm \rangle \cap M, \langle \delta \rangle \cap \Delta, \theta LabelEnv) = (I' \cap I'', \theta LabelEnv'')$

7 Actual Linker

7.1 Optimised operators

genasp conditionally produces code for unsigned multiplication and division, only if they are used in the program.

 $\begin{array}{l} genasp : \mathbb{P} \ LABEL \leftrightarrow & \text{seq } X_INSTR \\ \hline \forall \ used : \mathbb{P} \ LABEL \bullet \\ \exists \ I, \ I' : \ \text{seq } X_INSTR \mid \\ I = \mathbf{if} \ binopfn \ umul \in used \ \mathbf{then} \ \mathcal{O}_{UMUL} \ \mathbf{else} \ \langle \ \rangle \\ \land \ I' = \mathbf{if} \ binopfn \ udiv \in used \ \mathbf{then} \ \mathcal{O}_{UDIV} \ \mathbf{else} \ \langle \ \rangle \bullet \\ genasp \ used = I \cap I' \end{array}$

7.2 Linking

The linker takes a sequence of modules and a main module, a hardware memory map, and the size of the operator stack, and returns the linked sequence of instructions.

 $link: (seq CompModule \times CompModule) \times HwMap \times \mathbb{N} \rightarrow$ $seq X_INSTR \times MO$ $\forall M : seq CompModule; cm : CompModule; hw : HwMap; sizetopop : \mathbb{N}$ $LinkTypeOkay \bullet$ $\exists M' : \text{seq}_1 CompModule; ats : \mathbb{P} ADDR; F, F', F'' : Free;$ Δ : seq₁ ADDR; I : seq X_INSTR; LabelEnv; $sizetopop' : \mathbb{N}; I'', Iop : seq X_INSTR;$ $\xi: ID; \mu o: MO \mid$ $M' = M \cap \langle cm \rangle$ $\wedge ats = \bigcup (ran(\bigcup (ran atsMap))))$ $\wedge F = blockify(hw.ram \setminus ats)$ \wedge (F', topop) = assignTopOp(F, sizetopop) $\wedge (F'', \Delta) = assignMod(F', getModSize M')$ $\land 0 \notin \{topop\} \cup \operatorname{ran} \Delta$ $\wedge \ modStart = \{ \ n : \text{dom} \ M' \bullet (M' \ n).\xi \mapsto \Delta \ n \}$ $\wedge \ compEnv = \{ \ n : \operatorname{dom} M' \bullet (M' \ n).\xi \mapsto (M' \ n).\rhoot \} \}$ $\wedge \ compMap = \{ \ n : \operatorname{dom} M' \bullet (M' \ n) . \xi \mapsto (M' \ n) . \mu o \}$ $\wedge (I, \theta LabelEnv) =$ $processMs(M', \Delta)$ $\langle m == firstAvailableLabel, \rho = \emptyset, used == \emptyset \rangle$ \wedge Iop = qenasp used $\land (Iop = \langle \rangle \Rightarrow I'' = \langle \rangle)$ $\land (Iop \neq \langle \rangle \Rightarrow$ $(\exists CompModule; I': seq X_INSTR; LabelEnv' |$ $I = Iop \bullet$ $(I', \theta LabelEnv') =$ $processM(\theta CompModule, 0,$ $\langle m == 0, \rho l == \emptyset, used == used \rangle$ \land ($\exists l : LABEL \setminus used' \bullet$ $I'' = \langle xLabel(xrq, l) \rangle \cap I' \cap \langle xLabel(xli, l) \rangle)))$ $\wedge \operatorname{dom} \mu o = \operatorname{dom}(\bigcup (\operatorname{ran} \operatorname{compMap})))$ \land ($\forall \xi$: dom compMap; l: LOCN | $l \in \text{dom}(compMap \ \xi) \bullet$ $\mu o \ l = \mathbf{if} \operatorname{ran}(compMap \ \xi \ l) \subseteq ats$ then compMap ξl else { $n : dom(compMap \ \xi \ l) \bullet$ $n \mapsto (modStart \ \xi + compMap \ \xi \ l \ n) \}) \bullet$ $link((M, cm), hw, sizetopop) = (I'' \cap I, \mu o)$

The actual linker can be considered in three parts.

- 1. *LinkTypeOkay* : The symbol declaration semantics, type checking semantics, and 'AT' allocations, are checked to be satisfactory.
- 2. Memory locations for 'AT' variables, the operator stack, and each module's heap and stack, are assigned within the memory map. (The remaining sequence of free blocks is given by F''.)
- 3. If a successful memory model can be determined (no addresses equal to zero), the *processMs* function is applied, to perform the linking.
- 4. The last two predicates give the value of the global linked memory map; they are provided for the proof, and do not need to be implemented.

The output is the sequence of AspAL instructions produced.

The instruction processing is done in a single pass through the compiled sequence of X_INSTR . The linker starts by calling *processMs*, with the sequence of start addresses for each module Δ , the value of *topop*, an initial label of *firstAvailableLabel* (the value of *firstAvailableLabel* is set to allow space for the optimised operators' labels, so that they are unique), an initial empty sequence of instructions, and an initial empty label map. If there are any instructions for the unsigned operators, $Iop \neq \langle \rangle$, a jump around them is added to the code.

27

Parent Section: AspAL Specification

8 Hexer

As detailed in the introduction section, the hexer transforms sequences of AspAL instructions into sequences of Asp instructions. This involves the removing of labelled instructions and replacing them with instructions using program instructions. The hexer operates by processing each AspAL instruction individually. Each generated Asp instruction is paired with a unique program address. This approach is used within the specification of the hexer, and at each stage the current program address and the sequence of processed Asp instructions is maintained.

 $Map == LABEL \implies PROG_ADDRESS$ $SubProg == seq(PROG_ADDRESS \times INSTR)$

8.1 Semantics

The function map_0 defines the mapping from labels to absolute program addresses.

 $map_0: Map$

The function is built up as the sequence of AspAL instructions is processed. Whenever a label instruction is encountered the appropriate program address is stored for the label.

The initial program address when starting a program is *StartProg*. Currently this is set to 0.

StartProg == 0

8.2 Hexing AspAL instructions

Converting *xIndirect* instruction: the indirect absolute goto label instruction converts into the corresponding Asp instruction pab.

 $\begin{array}{l} hex: X_INSTR \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg \\ \hline \forall m: Map; \ \pi: PROG_ADDRESS; \ S: SubProg \bullet \\ hex(xIndirect \ xag)(m, \pi, S) = \\ (m, \pi + 1, S \ \frown \ \langle (\pi, asp_indirect \ pab) \rangle) \end{array}$

Converting xData instructions: these set the data register and the a and b registers to particular values. Conversion involves setting the appropriate registers with the low and high bytes of the supplied address.

$$\begin{array}{l} hex: X_INSTR \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg \rightarrow \\ Map \times PROG_ADDRESS \times SubProg \end{array}$$

$$\forall \delta: DATA_ADDRESS; \ m: Map; \ \pi: PROG_ADDRESS; \ S: SubProg \bullet \\ hex(xData(xsdr, \delta))(m, \pi, S) = \\ (m, \pi + 2, S) \\ & \frown \langle (\pi, both_immediate(\texttt{dix}, hiByte \ \delta)) \rangle \\ & \frown \langle (\pi + 1, both_immediate(\texttt{dxi}, loByte \ \delta)) \rangle \rangle \\ & \land hex(xData(xlada, \delta))(m, \pi, S) = \\ (m, \pi + 2, S) \\ & \frown \langle (\pi, both_immediate(\texttt{aldi}, hiByte \ \delta)) \rangle \\ & \frown \langle (\pi + 1, both_immediate(\texttt{aldi}, hiByte \ \delta)) \rangle \rangle \end{array}$$

Converting *xLabel* instructions: In each case (except the label declaration instruction xli) this involves using the program address corresponding to the label, found from the global map_0 . This address is used to perform the required operation using Asp instructions. xli does not convert to Asp code itself; it updates the map.

```
hex: X\_INSTR \rightarrow
              Map \times PROG\_ADDRESS \times SubProg \rightarrow
                     Map \times PROG\_ADDRESS \times SubProq
\forall l : LABEL; m : Map; \pi : PROG_ADDRESS; S : SubProg \bullet
       \exists \delta : DATA\_ADDRESS \mid \delta = map_0 \ l \bullet
              hex(xLabel(xrja, l))(m, \pi, S) =
                     (m, \pi + 1, S)
                             \land \langle (\pi, asp_immediate(cappi, \delta - \pi)) \rangle \rangle
              \wedge hex(xLabel(xrjb, l))(m, \pi, S) =
                     (m, \pi + 1, S)
                             \land \langle (\pi, asp\_immediate \ (\texttt{cbppi}, \delta - \pi)) \rangle \rangle
              \wedge hex(xLabel(xrjal, l))(m, \pi, S) =
                     (m, \pi + 5, S \cap \langle (\pi, both\_indirect \ \texttt{nca}) \rangle
                             \land \langle (\pi + 1, asp_immediate(cappi, 4)) \rangle
                            \land \langle (\pi + 2, both_immediate(aldi, hiByte \delta)) \rangle
                             \land \langle (\pi + 3, both_immediate(bldi, loByte \delta)) \rangle
                             \land \langle (\pi + 4, asp_indirect \ pab) \rangle \rangle
              \wedge hex(xLabel(xrjbl, l))(m, \pi, S) =
                     (m, \pi + 5, S \cap \langle (\pi, both\_indirect \ \texttt{ncb}) \rangle
                             \land \langle (\pi + 1, asp_immediate(cbppi, 4)) \rangle
                             \land \langle (\pi + 2, both\_immediate(aldi, hiByte \delta)) \rangle
                             \land \langle (\pi + 3, both_immediate(bldi, loByte \delta)) \rangle
                             \land \langle (\pi + 4, asp_indirect \ pab) \rangle \rangle
              \wedge hex(xLabel(xrg, l))(m, \pi, S) =
                     (m, \pi + 3, S)
                             \land \langle (\pi, both\_immediate(aldi, hiByte \delta)) \rangle
                             \land \langle (\pi + 1, both\_immediate(bldi, loByte \delta)) \rangle
                             \land \langle (\pi + 2, asp_indirect pab) \rangle \rangle
              \wedge hex(xLabel(xrqs, l))(m, \pi, S) =
                     (m, \pi + 1, S)
                             \land \langle (\pi, asp_immediate(ppi, \delta - \pi)) \rangle \rangle
              \wedge hex(xLabel(xll, l))(m, \pi, S) =
                     (m, \pi + 2, S)
                             \land \langle (\pi, both\_immediate(aldi, hiByte \delta)) \rangle
                             \land \langle (\pi + 1, both\_immediate(bldi, loByte \delta)) \rangle \rangle
\forall l : LABEL; m : Map; \pi : PROG\_ADDRESS; S : SubProg \bullet
       hex(xLabel(xli, l))(m, \pi, S) = (m \cup \{l \mapsto \pi\}, \pi, S)
```

8.3 Hexing common instructions

30

This deals with the common Asp and AspAL instructions.

 $\begin{aligned} hex: X_INSTR & \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg & \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg \\ \hline & Map \times PROG_ADDRESS \times SubProg \\ \hline & S: SubProg \bullet \\ hex(immediate \ i)(m, \pi, S) &= \\ (m, \pi + 1, S \frown \langle (\pi, both_immediate \ i) \rangle) \\ \hline & \forall i: INDIRECT_INSTR; \ m: Map; \ \pi: PROG_ADDRESS; \\ S: SubProg \bullet \\ hex(indirect \ i)(m, \pi, S) &= \\ (m, \pi + 1, S \frown \langle (\pi, both_indirect \ i) \rangle) \end{aligned}$

8.4 Multiple instruction processing

The hexS function handles sequences of AspAL instructions. This calls the hex function for each instruction and supplies the output to the next call.

 $\begin{aligned} hexS: & \operatorname{seq} X_INSTR \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg \leftrightarrow \\ Map \times PROG_ADDRESS \times SubProg \end{aligned}$ $\forall m: Map; \pi: PROG_ADDRESS; S: SubProg \bullet \\ hexS\langle \rangle(m, \pi, S) = (m, \pi, S) \end{aligned}$ $\forall I: & \operatorname{seq} X_INSTR; i: X_INSTR; m: Map; \\ \pi: PROG_ADDRESS; S: SubProg \bullet \\ hexS(\langle i \rangle \cap I)(m, \pi, S) = hexS \ I \ (hex \ i \ (m, \pi, S)) \end{aligned}$

8.5 Hexer implementation

The hexer operates by calling the hexS function with an initial empty map, the starting program address, and the initial empty Asp sequence. The

generated pairs of program addresses and Asp instructions is the output. (Note that this definition also sets the value of map_{0} .)

 $\begin{array}{c|c} hexer: \mathrm{seq}_1 X_INSTR \to SubProg \\ \hline \forall I: \mathrm{seq}_1 X_INSTR \bullet \\ \exists \, \pi: PROG_ADDRESS; \ S: SubProg \mid \\ (map_0, \pi, S) = hexS \ I(\varnothing, StartProg, \langle \rangle) \bullet \\ hexer \ I = S \end{array}$

References

- [Formaliser] Susan Stepney. The Formaliser Manual. Logica.
- [ISO-Z] ISO/IEC 13568. Information Technology—Z Formal Specification Notation—Syntax, Type System and Semantics. 2002.
- [Spivey 1992] J. Michael Spivey. *The Z Notation: a Reference Manual*. Prentice Hall, 2nd edition, 1992.
- [Stepney et al. 1991] Susan Stepney, Dave Whitley, David Cooper, and Colin Grant. A demonstrably correct compiler. BCS Formal Aspects of Computing, 3:58–101, 1991.
- [Stepney 1993] Susan Stepney. *High Integrity Compilation: A Case Study*. Prentice Hall, 1993.
- [Stepney 1998] Susan Stepney. Incremental development of a high integrity compiler: experience from an industrial development. In *Third IEEE High-Assurance Systems Engineering Symposium (HASE'98), Washington DC*, 1998.
- [Stringer-Calvert et al. 1997] David W.J. Stringer-Calvert, Susan Stepney, and Ian Wand. Using PVS to prove a Z refinement: A case study. In John Fitzgerald, Cliff B. Jones, and Peter Lucas, editors, FME '97: Formal Methods: Their Industrial Application and Strengthened Foundations, number 1313 in Lecture Notes in Computer Science, pages 573–588. Springer Verlag, September 1997.

Index

assignMod, 9 assignTopOp, 8 assignVal, 9 atsMap, 10blockify, 7 compEnv, 10compMap, 10 $\mathcal{D}_L, 12$ $\mathcal{D}_{LM}, 11$ $\mathcal{D}_{LM^*}, 11$ EnvL, 16Free, 6 freesize, 7 genasp, 24 getAts, 7getModSize, 7hex, 28, 30 hexer, 31 hexS, 30HwMap, 14 immediate, 21 indirect, 21 link, 24 LinkDeclOkay, 12 LinkTypeOkay, 14 Map, 27 $map_0, 27, 31$

maxAddr, HwMap, 14 minAddr, HwMap, 14 modStart, 10 nvramMap, HwMap, 14 processM, 23processMs, 23ram, HwMap, 14 readOnlyMap, HwMap, 14 StartProg, 27 SubProg, 27 $T_L, 13$ $T_{LM}, 13$ $T_{LM^*}, 13$ topop, 10upddata, 17 updparam, 17 updseq, 22updsngl, 18 voidMap, HwMap, 14 writeOnlyMap, HwMap, 14 xBvar, 19xCall, 21xCallOp, 21xConst, 20xData, 17, 18 xIndirect, 21 xLabel, 19xPa, 21xProc, 18

33