

# The DeCCo project papers IV

## Z Specification of Linker and Hexer

Susan Stepney

University of York Technical Report YCS-2002-361

June 2003

© Crown Copyright 2003

**PERMITTED USES.** This material may be accessed as downloaded onto electronic, magnetic, optical or similar storage media provided that such activities are for private research, study or in-house use only.

**RESTRICTED USES.** This material must not be copied, distributed, published or sold without the permission of the Controller of Her Britannic Majesty's Stationery Office.



# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Informal overview of linker</b>	<b>2</b>
2.1	Design Decisions . . . . .	2
2.2	Concepts . . . . .	2
2.3	Compiler output . . . . .	3
2.4	Code structure . . . . .	4
<b>3</b>	<b>Linker input — assigning memory locations</b>	<b>6</b>
3.1	Memory Assignment . . . . .	6
3.2	Free block manipulations . . . . .	7
3.3	Extractor functions . . . . .	7
3.4	Allocation of operator stack . . . . .	8
3.5	Assignment of module memory space . . . . .	9
3.6	Additional global functions required . . . . .	10
<b>4</b>	<b>Linker symbol declaration semantics</b>	<b>11</b>
<b>5</b>	<b>Linker type checking semantics</b>	<b>13</b>
<b>6</b>	<b>Linker dynamic semantics</b>	<b>16</b>
6.1	Phases . . . . .	16
6.2	Label environment . . . . .	16
6.3	Update <i>X_DATA_INSTR</i> . . . . .	16
6.4	Update <i>X_INSTR</i> . . . . .	17
6.5	Update seq <i>X_INSTR</i> . . . . .	22
6.6	Process module . . . . .	22
<b>7</b>	<b>Actual Linker</b>	<b>24</b>
7.1	Optimised operators . . . . .	24
7.2	Linking . . . . .	24
<b>8</b>	<b>Hexer</b>	<b>27</b>
8.1	Semantics . . . . .	27
8.2	Hexing AspAL instructions . . . . .	28
8.3	Hexing common instructions . . . . .	30

8.4	Multiple instruction processing . . . . .	30
8.5	Hexer implementation . . . . .	30

## Preface

### Historical background of the DeCCo project

In 1990 Logica's Formal Methods Team performed a study for RSRE (now QinetiQ) into how to develop a compiler for high integrity applications that is itself of high integrity. In that study, the source language was Spark, a subset of Ada designed for safety critical applications, and the target was Viper, a high integrity processor. Logica's Formal Methods Team developed a mathematical technique for specifying a compiler and proving it correct, and developed a small proof of concept prototype. The study is described in [Stepney *et al.* 1991], and the small case study is worked up in full, including all the proofs, in [Stepney 1993]. Experience of using the PVS tool to prove the small case study is reported in [Stringer-Calvert *et al.* 1997]. Further developments to the method to allow separate compilation are described in [Stepney 1998].

Engineers at AWE read about the study and realised the technique could be used to implement a compiler for their own high integrity processor, called the ASP (Arming System Processor). They contacted Logica, and between 1992 and 2001 Logica used these techniques to deliver a high integrity compiler, integrated in a development and test environment, for progressively larger subsets of Pascal.

The full specifications of the final version of the DeCCo compiler are reproduced in these technical reports. These are written in the Z specification language. The variant of Z used is that supported by the *Z Specific Formaliser* tool [Formaliser], which was used to prepare and type-check all the DeCCo specifications. This variant is essentially the Z described in the *Z Reference Manual* [Spivey 1992] augmented with a few new constructs from *ISO Standard Z* [ISO-Z]. Additions to ZRM are noted as they occur in the text.

## The DeCCo Reports

The DeCCo Project case study is detailed in the following technical reports (this preface is common to all the reports):

### I. Z Specification of Pasp

The denotational semantics of the high level source language, Pasp. The definition is split into several static semantics (such as type checking) and a dynamic semantics (the meaning of executing a program). Later semantics are not defined for those programs where the result of earlier semantics is **error**.

### II. Z Specification of Asp, AspAL and XAspAL

The denotational semantics of the low level target assembly languages. XAspAL is the target of compilation of an individual Pasp module; it is AspAL extended with some cross-module instructions that are resolved at link time. The meaning of these extra instructions is given implicitly by the specification of the linker and hexer. AspAL is the target of linking a set of XAspAL modules, and also the target of compilation of a complete Pasp program. Asp is the non-relocatable assembly language of the chip, with AspAL's labels replaced by absolute program addresses. The semantics of programs with errors is not defined, because these definitions will only ever be used to define the meaning of correct, compiled programs.

### III. Z Specification of Compiler Templates

The operational semantics of the Pasp source language, in the form of a set of XAspAL target language templates.

### IV. Z Specification of Linker and Hexer

The linker combines compiled XAspAL modules into a single compiled AspAL program. The hexer converts a relocatable AspAL program into an Asp program located at a fixed place in memory.

### V. Compiler Correctness Proofs

The compiler's operational semantics are demonstrated to be equivalent to the source language's denotational semantics, by calculating the meaning of each Pasp construct, and the corresponding meaning

of the AspAL template, and showing them to be equivalent. Thus the compiler transformation is *meaning preserving*, and hence the compiler is correct.

#### VI. Z to Prolog DCTG translation guidelines

The Z specifications of the Pasp semantics and compiler templates are translated into an executable Prolog DCTG implementation of a Pasp interpreter and Pasp-to-Asp compiler. The translation is done manually, following the stated guidelines.

### Acknowledgements

We would like to thank the client team at AWE – Dave Thomas, Wilson Ifill, Alun Lewis, Tracy Bourne – for providing such an interesting development project to work on.

We would like to thank the rest of the development team at Logica: Tim Wentford, John Taylor, Roger Eatwell, Kwasi Ametewee.





## 1 Introduction

This document provides the specification for the linker and hexer.

The linker transforms a sequence of XAspAL modules into an AspAL program. The linker specification includes the abstract syntax and semantics, and links together a number of compiled AspAL modules, *CompModule*. The linker output program can be demonstrated to have the same meaning as an equivalent Pasp program.

The hexer transforms an AspAL program into an Asp program. This transformation is straightforward for the majority of the instructions, where no change is required. AspAL label instructions are transformed to Asp absolute program address instructions. This can result in a single AspAL instruction being transformed in to a sequence of Asp instructions.

## 2 Informal overview of linker

This section gives an overview of the definition of the linker. The purpose of the linker is to link compiled module segments into one compiled program.

### 2.1 Design Decisions

There are a number of design decisions that have been taken during the specification of the linker, and modules. These are as follows

- All module names have to be unique.
- All export identifiers have to be unique – that is, procedures and functions with the same name cannot be exported from two different modules.
- All standard modules have to have an export declaration, even if it is empty.
- All names of functions and procedures imported into a module must be exported in a previous module in the linking list.
- No import can also be exported from the same module.

### 2.2 Concepts

The modules are written in Pasp. Pasp modules are compiled into XAspAL code segments. The XAspAL instruction set is the labelled AspAL instruction set extended with extra X instructions required by the linker.

The set of instructions constituting AspAL is the XAspAL set with the cross-module instructions removed.

$$AspAL == XAspAL \setminus \{xProc, xCall, xBvar\}$$

The Asp instruction set has jump and goto instructions to specific data address locations. It is AspAL with all the remaining X-instructions removed, and the label values replaced by the specific locations and offsets.

$$Asp == AspAL \setminus \{xData, xIndirect, xLabel\}$$

So, for a Pasp module, the compiler performs the following action

$$compile : Module \mapsto CompModule$$

which is

$$compile : Module \mapsto \text{seq } XAspAl \times \dots$$

Once the Pasp modules have been compiled individually, they can be linked (see later).

## 2.3 Compiler output

The output from the compilation stage is a collection of items. These are required by the linker, and comprise the module's name, the compiled XAspAL instructions, the amount of memory required for stack and heap, and the addresses of the fixed variables, the symbol declaration environment, the type checking environment, and the compiler translation environment. These are combined into a single syntactic structure *CompModule*, which has been declared earlier but is displayed again here for convenience, along with definitions of the module compiler templates.

$$\begin{array}{ll}
 \textit{CompModule} == & \\
 ID & \text{module name} \\
 \times \text{seq } X\_INSTR & \text{compiled code, XAspAL} \\
 \times \mathbb{N} & \text{size, heap + stack} \\
 \times (\mathbb{P} \textit{ATTR} \mapsto \mathbb{P} \textit{DATA\_ADDRESS}) & \text{fixed AT vars} \\
 \times \textit{EnvD} & \text{declaration environment} \\
 \times \textit{EnvT} & \text{type environment} \\
 \times \textit{EnvOTrace} & \text{translation environment} \\
 \times \textit{MO} & \text{memory allocation map}
 \end{array}$$




Figure 1: Compiled code structure of a module, and a main module

$$\mathcal{O}_M : Module \mapsto CompModule$$

$$\mathcal{O}_{M^*} : seq\ Module \mapsto seq\ CompModule$$

$$\mathcal{O}_{MA} : MainModule \mapsto CompModule$$

The linker then takes these segments to AspAL (which is a subset of  $X\_INSTR$  as defined previously). The standard module and main module are treated differently, and so are defined separately.

$$link : seq\ CompModule \times CompModule \mapsto seq\ X\_INSTR$$

Then the hexer takes the AspAL, and generates Asp. It does this by removing the abstract jumps to labels, replacing them with jumps to specific addresses, thereby removing the relocatable nature of the AspAL.

$$hex : seq\ AspAL \mapsto seq\ Asp$$

## 2.4 Code structure

Figure 1 shows the structure of a compiled module, and a compiled main module.

Figure 2 shows the structure of a linked program of modules. The linker fixes up the labels so that they do not clash, and puts the modules in contiguous memory space, so that at the end of initialisation code in one module is the jump at the beginning of the next module.




Figure 2: Linked code structure of a sequence of modules

### 3 Linker input — assigning memory locations

Parent Section: Compiler Specification

The input to the linker, is a sequence of *CMODULE*, along with some other required information. The *minaddr*, and *maxaddr* data addresses specify the memory range where the linked program's data should reside. All the fixed variables should be within this range, as well as the modules' heaps and stacks and the operator stack. In addition, the value of *sizetopop* is required, which is currently fixed at 16.

The assignment of memory addresses for each module, fixed variable, and operator stack has to be performed in a definite order, and at each stage checks are required to ensure that the space has been correctly assigned.

#### 3.1 Memory Assignment

The free (unallocated) memory is modelled as a sequence of free memory blocks (pairs of addresses). The pairs of addresses define a range of memory locations, inclusive at both extremities.

$$\begin{aligned} Free == \{ & F : \text{seq}(ADDR \times ADDR) \mid \\ & ( \forall n : \text{dom } F \bullet (F \ n).1 \leq (F \ n).2 ) \\ & \wedge ( \forall n : \text{dom}(front \ F) \bullet (F \ n).2 < (F \ (n + 1)).1 ) \} \end{aligned}$$

The constraints ensure that no blocks are empty, that blocks do not overlap, and that later blocks are at higher addresses.

When a new address is required a value is removed from those available. Initially *Free* is given by the hardware memory map.

Address assignment proceeds as follows:

1. The given location 'AT' variables are assigned.
2. The operator stack is assigned at the highest value possible, and the value of *topOp* is set

3. Each module's space is assigned in order, using the lowest addressed large enough block.

### 3.2 Free block manipulations

*freeSize* takes a sequence of free blocks, and returns the corresponding sequence of their sizes.

$$\left| \begin{array}{l} \text{freeSize} : \text{Free} \rightarrow \text{seq } \mathbb{N} \\ \hline \forall F : \text{Free} \bullet \\ \text{freeSize } F = \{ n : \text{dom } F \bullet n \mapsto (1 + (F \ n).2 - (F \ n).1) \} \end{array} \right.$$

*blockify* takes a set of addresses, and returns the free block structure that contains precisely those addresses.

$$\left| \begin{array}{l} \text{blockify} : \mathbb{P} \text{ ADDR} \rightarrow \text{Free} \\ \hline \forall \Delta : \mathbb{P} \text{ ADDR} \bullet \\ \exists F : \text{Free} \mid \Delta = \bigcup \{ n : \text{dom } F \bullet (F \ n).1 .. (F \ n).2 \} \bullet \\ \text{blockify } \Delta = F \end{array} \right.$$

### 3.3 Extractor functions

Two functions are required to extract required information from the *CMODULES*. These are for the variables at fixed addresses, and the sizes of the modules.

The *getAts* function extracts the fixed 'AT' addresses from a sequence of modules.

$$\left| \begin{array}{l} \text{getAts} : \text{seq } \text{CompModule} \mapsto \text{seq}(\mathbb{P} \text{ ATTR} \mapsto \mathbb{P} \text{ ADDR}) \\ \hline \forall M : \text{seq } \text{CompModule} \bullet \\ \text{getAts } M = \{ n : \text{dom } M \bullet n \mapsto (M \ n).\alpha \} \end{array} \right.$$

The *getModSize* function extracts the module sizes from a sequence of modules.

$$\frac{}{getModSize : seq\ CompModule \mapsto seq\ \mathbb{N}}$$

$$\forall M : seq\ CompModule \bullet$$

$$getModSize\ M = \{ n : dom\ M \bullet n \mapsto (M\ n).size \}$$

### 3.4 Allocation of operator stack

The operator stack memory is allocated at the top of the highest possible location in the given free memory (done after assignment of the AT variables).

$$\frac{}{assignTopOp : Free \times \mathbb{N} \mapsto Free \times ADDR}$$

$$\forall F : Free; size : \mathbb{N} \bullet$$

$$\exists s : seq\ \mathbb{N}; maxBlock : \mathbb{N} \mid$$

$$s = freeSize\ F \wedge maxBlock = max(\text{ran}\ s) \bullet$$

$$(maxBlock < size \Rightarrow assignTopOp(F, size) = (F, 0))$$

$$\wedge (size \leq maxBlock \Rightarrow$$

$$(\exists n : dom\ F; F' : Free; \delta : ADDR \mid$$

$$n = max(\text{dom}(s \triangleright (0 .. (size - 1))))$$

$$\wedge (F', \delta) =$$

$$\mathbf{if}\ s\ n = size$$

$$\mathbf{then}\ (squash(\{n\} \triangleleft F), (F\ n).1)$$

$$\mathbf{else}\ (F \oplus \{n \mapsto ((F\ n).1, (F\ n).2 - size)\},$$

$$(F\ n).2 - size + 1) \bullet$$

$$assignTopOp(F, size) = (F', \delta) )$$

- $maxblock < size$  : there is no free block large enough for the operator stack.
- $n$  : the index of the highest block in memory large enough to hold the operator stack
- $F'$  : the free memory after assigning the operator stack: if the selected block is the same size as the stack, it is removed from the free sequence; if it is larger than the operator stack, it remains in the free sequence, but with reduced size.



- $\delta$  : the address allocated to the operator stack (the smallest data address of the assigned block).

### 3.5 Assignment of module memory space

Each module is allocated its required space (the total of its stack and heap). The stack starts at the top of the allocated block of memory, and works down. The heap upwards from the bottom.

The *assignVal* function is very similar to *assignTopOp*, except that it starts at the lowest free memory address trying to find space to allocate the memory for the module. If no block of memory large enough can be found then the module has the address start zero assigned to it.

$$\begin{array}{l}
 \hline
 \text{assignVal} : \text{Free} \times \mathbb{N} \mapsto \text{Free} \times \text{ADDR} \\
 \hline
 \forall F : \text{Free}; \text{size} : \mathbb{N} \bullet \\
 \quad \exists s : \text{seq } \mathbb{N}; \text{maxBlock} : \mathbb{N} \mid \\
 \quad \quad s = \text{freeSize } F \wedge \text{maxBlock} = \text{max } (\text{ran } s) \bullet \\
 \quad \quad (\text{maxBlock} < \text{size} \Rightarrow \text{assignVal}(F, \text{size}) = (F, 0)) \\
 \quad \wedge (\text{size} \leq \text{maxBlock} \Rightarrow \\
 \quad \quad (\exists n : \text{dom } F; F' : \text{Free}; \delta : \text{ADDR} \mid \\
 \quad \quad \quad n = \text{min}(\text{dom}(s \triangleright (0 .. (\text{size} - 1)))) \\
 \quad \quad \quad \wedge (F', \delta) = \\
 \quad \quad \quad \quad \text{if } s \text{ } n = \text{size} \\
 \quad \quad \quad \quad \text{then } (\text{squash}(\{n\} \triangleleft F), (F \text{ } n).1) \\
 \quad \quad \quad \quad \text{else } (F \oplus \{n \mapsto ((F \text{ } n).1 + \text{size}, (F \text{ } n).2)\}, \\
 \quad \quad \quad \quad \quad (F \text{ } n).1) \bullet \\
 \quad \quad \quad \text{assignVal}(F, \text{size}) = (F', \delta)) )
 \end{array}$$

The *assignMod* function takes a sequence of free blocks, and a sequence of module sizes, and assigns each module the required space, if possible. The output is the updated sequence of free blocks and a sequence of start addresses for each module. Any modules that cannot be allocated space are assigned the address 0.

$$\begin{array}{|l}
\hline
\textit{assignMod} : \textit{Free} \times \text{seq}_1 \mathbb{N} \leftrightarrow \textit{Free} \times \text{seq}_1 \textit{ADDR} \\
\hline
\forall F : \textit{Free}; \textit{size} : \mathbb{N} \bullet \\
\quad \exists F' : \textit{Free}; \delta : \textit{ADDR} \mid \\
\quad \quad (F', \delta) = \textit{assignVal}(F, \textit{size}) \bullet \\
\quad \quad \textit{assignMod}(F, \langle \textit{size} \rangle) = (F', \langle \delta \rangle) \\
\forall F : \textit{Free}; \textit{size} : \mathbb{N}; s : \text{seq}_1 \mathbb{N} \bullet \\
\quad \exists F', F'' : \textit{Free}; \delta : \textit{ADDR}; \Delta : \text{seq}_1 \textit{ADDR} \mid \\
\quad \quad (F', \delta) = \textit{assignVal}(F, \textit{size}) \\
\quad \quad \wedge (F'', \Delta) = \textit{assignMod}(F', s) \bullet \\
\quad \quad \textit{assignMod}(F, \langle \textit{size} \rangle \frown s) = (F'', \langle \delta \rangle \frown \Delta)
\end{array}$$

### 3.6 Additional global functions required

Additional global functions and declarations are required to resolve actual parameter addressing across modules.

A sequence of the addresses of the *at* variables is required. This is made global so that it can be accessed from within the type checking and the linker; its value is defined in  $\mathcal{T}_L$  later.

$$\left| \textit{atsMap} : \text{seq}(\mathbb{P} \textit{ATTR} \leftrightarrow \mathbb{P} \textit{ADDR}) \right.$$

Functions that map each module to its start address, to its operational trace environment, and to its memory allocation map, are required. A value for the address of *topop* is required. These are made global so that they can be accessed from within the linker; their values are defined in *link* later.

$$\left| \begin{array}{l}
\textit{modStart} : \textit{ID} \leftrightarrow \textit{ADDR} \\
\textit{compEnv} : \textit{ID} \leftrightarrow \textit{EnvOTrace} \\
\textit{compMap} : \textit{ID} \leftrightarrow \textit{MO} \\
\textit{topop} : \textit{ADDR}
\end{array} \right.$$

## 4 Linker symbol declaration semantics

The symbol declaration semantics for the linker are analogous to those defined for the modularised program,  $\mathcal{D}_{MP}$ .

All the symbols within each module have been checked on compilation. Each module's symbol declaration semantics has been restricted to those *IDs* visible outside the module, that is, exports and module names. We therefore want to ensure that module names are not multiply declared. We also want to check that imports to a module have been declared as an export in a previous module. Therefore, each of the symbol declaration semantics also includes all the imported *ID*, so that these can be checked for previous export declarations.

The symbol environment defined for the modularised program semantics,  $EnvD$ , is used for the linker also. The function *checkLink* is re-used to perform the required linker checks.

The *CompModule*'s declaration semantics update the linker environment  $EnvD$  with the appropriate information from the module's declaration semantics. The  $EnvD$  environment is updated with *checkLink* applied to the module's environment.

$$\left| \begin{array}{l} \mathcal{D}_{LM} : CompModule \mapsto EnvDTrace \mapsto EnvDTrace \\ \hline \forall CompModule \bullet \mathcal{D}_{LM} \theta CompModule = checkLink(\xi, \rho\delta) \end{array} \right.$$

The usual extension to a sequence of modules allows a definition of  $\mathcal{D}_{LM^*}$ .

$$\left| \begin{array}{l} \mathcal{D}_{LM^*} : seq CompModule \mapsto EnvDTrace \mapsto EnvDTrace \\ \hline \mathcal{D}_{LM^*} \langle \rangle = id EnvDTrace \\ \forall cm : CompModule; M : seq CompModule; \rho\delta t : EnvDTrace \bullet \\ \quad \exists \rho\delta t', \rho\delta t'' : EnvDTrace \mid \\ \quad \quad \rho\delta t' = \mathcal{D}_{LM} cm \rho\delta t \wedge \rho\delta t'' = \mathcal{D}_{LM^*} M \rho\delta t' \bullet \\ \quad \quad \mathcal{D}_{LM^*} (\langle cm \rangle \hat{\ } M) \rho\delta t = \rho\delta t'' \end{array} \right.$$

The  $\mathcal{D}_L$  semantics checks naming for a complete program. This ensures that there are no name clashes between any exports, or module names, as well

as checking that for each import there is a preceding export from another module.

$$\begin{array}{|l}
 \mathcal{D}_L : \text{seq } \mathit{CompModule} \times \mathit{CompModule} \leftrightarrow \mathit{EnvDTrace} \\
 \hline
 \forall M : \text{seq } \mathit{CompModule}; \text{ cm} : \mathit{CompModule} \bullet \\
 \quad \exists \rho\delta t, \rho\delta t' : \mathit{EnvDTrace} \mid \\
 \quad \quad \rho\delta t = \mathcal{D}_{LM^*} M \ \emptyset \wedge \rho\delta t' = \mathcal{D}_{LM} \text{ cm } \rho\delta t \bullet \\
 \quad \mathcal{D}_L(M, \text{ cm}) = \rho\delta t'
 \end{array}$$

The linker's declaration semantics are correct if the following condition is satisfied.

$$\begin{array}{|l}
 \mathit{LinkDeclOkay} \\
 \hline
 M : \text{seq } \mathit{CompModule} \\
 \text{ cm} : \mathit{CompModule} \\
 \hline
 \rho\delta t0 = \mathcal{D}_L(M, \text{ cm}) \\
 (\text{ran} \circ \bigcup \circ \text{ran})\rho\delta t0 \subseteq \{\mathit{checkOK}, \mathit{ImportOK}\}
 \end{array}$$

This check encapsulates all the modules' and program's declaration checking. If this fails then the particular module, and identifier can be found which are incorrectly declared.

## 5 Linker type checking semantics

The type checking semantics for the linker are analogous to those defined for the modularised program,  $\mathcal{T}_{MP}$ .

We know, from the symbol declaration semantics for the linker, that any import declaration is previously exported. The main type checking for the linker is to ensure that the types of imported declarations match those of the actual declaration in the exporting module. A type check environment is produced that defines the check state for each import to modules within the program.

The *CompModule*'s type semantics update the linker's type check environment with a check state for each imported declaration to the module. It is already known from checks at the compilation stage that the type check environment for the module checks correctly.

$$\left| \begin{array}{l} \mathcal{T}_{LM} : \text{CompModule} \leftrightarrow \\ \text{EnvTTrace} \times \text{EnvDTrace} \leftrightarrow \text{EnvTTrace} \times \text{EnvDTrace} \\ \hline \forall \text{CompModule} \bullet \mathcal{T}_{LM} \theta \text{CompModule} = \text{checkLinkType}(\xi, \rho\tau) \end{array} \right.$$

The usual extension to a sequence of modules allows a definition of  $\mathcal{T}_{LM^*}$ .

$$\left| \begin{array}{l} \mathcal{T}_{LM^*} : \text{seq CompModule} \leftrightarrow \\ \text{EnvTTrace} \times \text{EnvDTrace} \leftrightarrow \text{EnvTTrace} \times \text{EnvDTrace} \\ \hline \mathcal{T}_{LM^*} \langle \rangle = \text{id}(\text{EnvTTrace} \times \text{EnvDTrace}) \\ \forall cm : \text{CompModule}; M : \text{seq CompModule}; \\ \quad \rho\tau\delta t : \text{EnvTTrace} \times \text{EnvDTrace} \bullet \\ \quad \exists \rho\tau\delta t', \rho\tau\delta t'' : \text{EnvTTrace} \times \text{EnvDTrace} \mid \\ \quad \quad \rho\tau\delta t' = \mathcal{T}_{LM} \text{ cm } \rho\tau\delta t \wedge \rho\tau\delta t'' = \mathcal{T}_{LM^*} M \rho\tau\delta t' \bullet \\ \quad \mathcal{T}_{LM^*} (\langle cm \rangle \frown M) \rho\tau\delta t = \rho\tau\delta t'' \end{array} \right.$$

The  $\mathcal{T}_L$  semantics type checks the linking of a complete program. The module's type checking is performed for the compilation, and is known to be correct. The linker semantics ensure that the types of declarations that are exported from a module, and any import using that declaration, are the same. This also sets the global *atsMap* sequence.

$$\begin{array}{|l}
\mathcal{T}_L : \text{seq } \text{CompModule} \times \text{CompModule} \leftrightarrow \text{EnvTTrace} \times \text{EnvDTrace} \\
\hline
\forall M : \text{seq } \text{CompModule}; cm : \text{CompModule} \mid \text{LinkDeclOkay} \bullet \\
\quad \exists \rho\tau\delta t, \rho\tau\delta t' : \text{EnvTTrace} \times \text{EnvDTrace} \mid \\
\quad \quad \text{atsMap} = \text{getAts}(M \hat{\wedge} \langle cm \rangle) \\
\quad \quad \wedge \rho\tau\delta t = \mathcal{T}_{LM^*} M(\emptyset, \emptyset) \\
\quad \quad \wedge \rho\tau\delta t' = \mathcal{T}_{LM} cm \rho\tau\delta t \bullet \\
\quad \mathcal{T}_L(M, cm) = \rho\tau\delta t'
\end{array}$$

The type checking semantics also ensures that attributed variables are assigned to sensible memory locations. These locations depend on the supplied hardware memory map. *minAddr* and *maxAddr* are the lowest and highest addressable memory locations. *voidMap* is the set of non-addressable locations between these extremes; *nvramMap* is the set of *nvram* locations; *readOnlyMap* is the set of read only locations; *writeOnlyMap* is the set of write only locations. *ram* is all the remaining locations, derived from the above values.

$$\begin{array}{|l}
\text{HwMap} \\
\hline
minAddr, maxAddr : ADDR \\
voidMap, nvramMap, readOnlyMap, writeOnlyMap : \mathbb{P} ADDR \\
ram : \mathbb{P} ADDR \\
\hline
\langle voidMap, nvramMap, readOnlyMap, writeOnlyMap, ram \rangle \\
\text{partition } minAddr \dots maxAddr
\end{array}$$

The linker's type checking semantics are correct if the following conditions are satisfied.

$$\begin{array}{l}
\text{---} \textit{LinkTypeOkay} \text{---} \\
\textit{LinkDeclOkay} \\
\textit{hw} : \textit{HwMap} \\
\hline
(\text{ran} \circ \textit{second})(\mathcal{T}_L(M, cm)) = \emptyset \\
\text{disjoint} \bigcup \circ \text{ran} \circ \textit{atsMap} \\
\exists \textit{HwMap}; \textit{map} : \mathbb{P} \textit{ATTR} \leftrightarrow \mathbb{P} \textit{ADDR} \mid \\
\quad \textit{hw} = \theta \textit{HwMap} \\
\quad \wedge \textit{map} = \{ A : \{ \emptyset, \{ \textit{nvram} \}, \{ \textit{readOnly} \}, \{ \textit{writeOnly} \} \} \bullet \\
\quad \quad \quad A \mapsto \bigcup \{ n : \text{dom } \textit{atsMap} \bullet \textit{atsMap } n \ A \} \} \bullet \\
\text{disjoint} \langle \textit{voidMap}, \bigcup (\text{ran } \textit{map}) \rangle \\
\wedge \textit{map} \{ \textit{nvram} \} \subseteq \textit{ram} \cup \textit{nvramMap} \\
\wedge \textit{map} \{ \textit{readOnly} \} \subseteq \textit{ram} \cup \textit{readOnlyMap} \\
\wedge \textit{map} \{ \textit{writeOnly} \} \subseteq \textit{ram} \cup \textit{writeOnlyMap} \\
\wedge \textit{map} \emptyset \subseteq \textit{ram} \cup \textit{nvramMap}
\end{array}$$

The conditions ensure that:

- the linked modules type-check correctly
- no ‘AT’ locations overlap between modules (that the locations do not overlap within a module is checked at compile time)
- that memory attributes are assigned to appropriate physical memory types:
  - no variables are assigned to *void* loactions
  - *nvram* variables are assigned to *ram* or *nvram* memory
  - *readOnly* variables are assigned to *ram* or *readOnly* memory
  - *writeOnly* variables are assigned to *ram* or *writeOnly* memory
  - ‘AT’ variables with no requested memory type are assigned to *ram* or *nvram* memory

## 6 Linker dynamic semantics

### 6.1 Phases

The dynamic semantics can be defined in a number of phases.

**6.1.0.1 Make all labels unique.** Each module has unique label numbering, but the labels numbers have to be made unique across all the modules

**6.1.0.2 Flatten.** All the labels are now unique, and so the sequence of module segments can be flattened, and concatenated to the main code segment.

**6.1.0.3 Replace X instructions.** All the *xProc* and *xCall* XAspAL instructions have to be replaced with AspAL instructions.

**6.1.0.4 Jump to start of code.** If there is any unsigned library code present, a jump around this to the first module is needed.

All of these phases can be incorporated into a single pass by the linker.

### 6.2 Label environment

*EnvL* is a label environment, used to map procedures and functions to their corresponding unique labels.

$$EnvL == Env[LABEL]$$

### 6.3 Update *X\_DATA\_INSTR*

*upddata* updates a particular *X\_DATA\_INSTR* with the new memory offset required, so that all the instructions use fixed addressing. This takes an



*XAspAL* instruction to a *AspAL* instruction that can be understood by the hexer.

$$\begin{array}{|l}
 \hline
 \text{upddata} : X\_DATA\_INSTR \times ADDR \times ADDR \times \mathbb{N} \mapsto X\_INSTR \\
 \hline
 \forall \text{dinstr} : X\_DATA\_INSTR; \text{start}, \delta : ADDR; \text{size} : \mathbb{N} \bullet \\
 \quad \text{upddata}(\text{xlrda}, \delta, \text{start}, \text{size}) = \text{xData}(\text{xlada}, \delta + \text{start}) \\
 \quad \wedge \text{upddata}(\text{xsdro}, \delta, \text{start}, \text{size}) = \text{xData}(\text{xldr}, \text{topop} + \delta) \\
 \quad \wedge \text{upddata}(\text{xsdrs}, \delta, \text{start}, \text{size}) = \text{xData}(\text{xldr}, \text{start} + \text{size} - 2 - \delta) \\
 \quad \wedge \text{upddata}(\text{xsdrrh}, \delta, \text{start}, \text{size}) = \text{xData}(\text{xldr}, \text{start} + \delta) \\
 \quad \wedge \text{upddata}(\text{xlada}, \delta, \text{start}, \text{size}) = \text{xData}(\text{xlada}, \delta) \\
 \quad \wedge \text{upddata}(\text{xldr}, \delta, \text{start}, \text{size}) = \text{xData}(\text{xldr}, \delta) \\
 \hline
 \end{array}$$

*updparam* updates a single actual parameter call instruction.

$$\begin{array}{|l}
 \hline
 \text{updparam} : ID \times ID \times ID \mapsto X\_INSTR \\
 \hline
 \forall \xi, \xi', \xi f : ID \bullet \\
 \quad \exists \xi m : ID; \rho \text{ot} : EnvOTrace; \mu o : MO; l : LOCN \mid \\
 \quad (\xi f \notin \text{dom}(\rho \delta t0 \xi) \Rightarrow \xi m = \xi) \\
 \quad \wedge (\xi f \in \text{dom}(\rho \delta t0 \xi) \Rightarrow \rho \delta t0 \xi m \xi f = \text{checkOK}) \\
 \quad \wedge \rho \text{ot} = \text{compEnv} \xi m \wedge \mu o = \text{compMap} \xi m \\
 \quad \wedge l = \text{opLoc}^{\sim}(\rho \text{ot} \xi f \xi') \langle \rangle \bullet \\
 \quad \text{updparam}(\xi, \xi f, \xi') = \\
 \quad \quad \text{xData}(\text{xldr}, \text{modStart} \xi m + \text{head}(\mu o l)) \\
 \hline
 \end{array}$$

## 6.4 Update *X\_INSTR*

*updsngl* takes a single *XAspAL* *X\_INSTR* and converts it to the corresponding *AspAL* instruction (still an *X\_INSTR*). It ensures that all the labels are unique by adding the accumulated label offset value  $n$  (in *SizeAddr*) of all the modules processed so far to any label instructions in this module. It also maintains the highest numbered label defined in the module,  $m$  in *LabelEnv*, as well as the mapping of the module's procedure and function names to their unique labels. The  $\rho l$  label environment is the combination of exports already defined, overridden by any local procedure and function definitions. This mapping provides all the information required to replace any *xCall* call in the module.

$$\boxed{
\begin{array}{l}
\textit{LabelEnv} \\
m : \mathbb{N} \\
\rho l : \textit{EnvL} \\
used : \mathbb{P} \textit{LABEL}
\end{array}
}$$

$$\boxed{
\begin{array}{l}
\textit{SizeAddrs} \\
\xi : \textit{ID} \\
n, size : \mathbb{N} \\
start : \textit{ADDR}
\end{array}
}$$

#### 6.4.1 Update $xData$

An  $xData$  instruction is updated by replacing any relative addressing with absolute addressing.

$$\boxed{
\begin{array}{l}
\textit{updsngl} : X\_INSTR \times \textit{LabelEnv} \times \textit{SizeAddrs} \leftrightarrow \\
\text{seq } X\_INSTR \times \textit{LabelEnv} \\
\forall i : X\_INSTR; \textit{LabelEnv}; \textit{SizeAddrs} \mid i \in \text{ran } xData \bullet \\
\exists di : X\_DATA\_INSTR; \delta : \textit{ADDR}; I' : \text{seq } X\_INSTR \mid \\
i = xData(di, \delta) \\
\wedge I' = \langle \textit{uppdata}(di, \delta, start, size) \rangle \bullet \\
\textit{updsngl}(i, \theta \textit{LabelEnv}, \theta \textit{SizeAddrs}) = (I', \theta \textit{LabelEnv})
\end{array}
}$$

#### 6.4.2 Update $xProc$

An  $xProc$  instruction is replaced by an  $xLabel$  instruction, identifying the instruction as the start of the routine.

$$\begin{array}{l}
\forall i : X\_INSTR; LabelEnv; SizeAddrs \mid i \in \text{ran } xProc \bullet \\
\exists \xi' : ID; l : LABEL; I' : \text{seq } X\_INSTR; LabelEnv' \mid \\
\quad i = xProc(\xi', l) \\
\quad \wedge m' = \max \{m, l\} \\
\quad \wedge \rho l' = \rho l \oplus \{\xi' \mapsto (l + n)\} \\
\quad \wedge used' = used \\
\quad \wedge I' = \langle xLabel(xli, l + n) \rangle \bullet \\
\quad updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv')
\end{array}$$

### 6.4.3 Update $xLabel$

An  $xLabel$  instruction where the label is unique relative to the module is updated with a label that is globally unique.

$$\begin{array}{l}
\forall i : X\_INSTR; LabelEnv; SizeAddrs \mid i \in \text{ran } xLabel \bullet \\
\exists li : X\_LABEL\_INSTR; l : LABEL; I' : \text{seq } X\_INSTR; LabelEnv' \mid \\
\quad i = xLabel(li, l) \\
\quad \wedge m' = \mathbf{if } li = xli \mathbf{ then } \max\{m, l\} \mathbf{ else } m \\
\quad \wedge \rho l' = \rho l \\
\quad \wedge used' = used \\
\quad \wedge I' = \langle xLabel(li, l + n) \rangle \bullet \\
\quad updsngl(i, \theta LabelEnv, \theta SizeAddrs) = (I', \theta LabelEnv')
\end{array}$$

### 6.4.4 Update $xBvar$

An  $xBvar$  instruction is replaced by an  $xData$  instruction referencing the appropriate variable in the exporting module.

$$\begin{array}{l}
\forall i : X\_INSTR; LabelEnv; SizeAddr s \mid i \in \text{ran } xBvar \bullet \\
\exists \xi', \xi m : ID; N : \text{seq } \mathbb{N}; A : \mathbb{P} ATTR; \\
\quad \rho ot : EnvOTrace; \mu o : MO; l : LOCN; \delta : ADDR; \\
\quad I' : \text{seq } X\_INSTR \mid \\
\quad i = xBvar(\xi', N) \wedge \xi m \in \text{dom } \rho \delta t0 \\
\quad \wedge \xi' \in \text{dom}(\rho \delta t0 \xi m) \\
\quad \wedge A = (\text{variable}^{\sim}(\rho \tau t0 \xi m \xi')).A \\
\quad \wedge \rho ot = \text{compEnv } \xi m \wedge \mu o = \text{compMap } \xi m \\
\quad \wedge l = \text{opLoc}^{\sim}(\rho ot \xi m \xi')N \wedge \delta = \text{head}(\mu o l) \\
\quad \wedge I' = \langle xData(xlada, \\
\quad \quad \text{if } A \cap \text{ran } dataAt = \emptyset \\
\quad \quad \quad \text{then } modStart \xi m + \delta \text{ else } \delta) \rangle \bullet \\
\quad updsngl(i, \theta LabelEnv, \theta SizeAddr s) = (I', \theta LabelEnv)
\end{array}$$

#### 6.4.5 Update $xConst$

An  $xConst$  instruction is replaced by load instructions that load the value of the appropriate constant in the exporting module.

$$\begin{array}{l}
\forall i : X\_INSTR; LabelEnv; SizeAddr s \mid i \in \text{ran } xConst \bullet \\
\exists \xi', \xi m : ID; \rho ot : EnvOTrace; \kappa : VALUE; I' : \text{seq } X\_INSTR \mid \\
\quad i = xConst \xi' \wedge \xi m \in \text{dom } \rho \delta t0 \\
\quad \wedge \xi' \in \text{dom}(\rho \delta t0 \xi m) \\
\quad \wedge \rho ot = \text{compEnv } \xi m \\
\quad \wedge \kappa = \text{opExport}^{\sim}(\rho ot \xi m \xi') \\
\quad \wedge I' = \mathcal{O}_{lri}(\text{constType } \kappa, \text{number } \kappa) \bullet \\
\quad updsngl(i, \theta LabelEnv, \theta SizeAddr s) = (I', \theta LabelEnv)
\end{array}$$

#### 6.4.6 Update $xCall$

The  $xCall$  instruction is replaced by an  $xrg$  goto instruction, with a label identifying the routine to go to. The routine could be internal or external to the module. If a procedure or function is declared locally within a module, then it cannot also be imported to that module, and so the call must be

internal. Otherwise it is external.

$$\begin{array}{l}
 \overline{\forall i : X\_INSTR; LabelEnv; SizeAddr s \mid i \in \text{ran } xCall \bullet} \\
 \quad \exists \xi' : ID; I' : \text{seq } X\_INSTR \mid \\
 \quad \quad i = xCall\xi' \\
 \quad \quad \wedge I' = \langle xLabel(xrg, \rho l \xi') \rangle \bullet \\
 \quad \quad \text{updsngl}(i, \theta LabelEnv, \theta SizeAddr s) = (I', \theta LabelEnv)
 \end{array}$$

#### 6.4.7 Update $xCallOp$

An  $xCallOp$  instruction (optimised operator call) is replaced by an  $xrg$  goto instruction to that label.

$$\begin{array}{l}
 \overline{\forall i : X\_INSTR; LabelEnv; SizeAddr s \mid i \in \text{ran } xCallOp \bullet} \\
 \quad \exists l : LABEL; I' : \text{seq } X\_INSTR; LabelEnv' \mid \\
 \quad \quad i = xCallOp l \wedge m' = m \wedge \rho l' = \rho l \\
 \quad \quad \wedge used' = used \cup \{l\} \\
 \quad \quad \wedge I' = \langle xLabel(xrg, l) \rangle \bullet \\
 \quad \quad \text{updsngl}(i, \theta LabelEnv, \theta SizeAddr s) = (I', \theta LabelEnv')
 \end{array}$$

#### 6.4.8 Update $xPa$

An  $xPa$  instruction is replaced by the appropriate actual parameter call instruction.

$$\begin{array}{l}
 \overline{\forall i : X\_INSTR; LabelEnv; SizeAddr s \mid i \in \text{ran } xPa \bullet} \\
 \quad \exists \xi', fn : ID; I' : \text{seq } X\_INSTR \mid \\
 \quad \quad i = xPa(fn, \xi') \\
 \quad \quad \wedge I' = \langle updparam(\xi, fn, \xi') \rangle \bullet \\
 \quad \quad \text{updsngl}(i, \theta LabelEnv, \theta SizeAddr s) = (I', \theta LabelEnv)
 \end{array}$$

#### 6.4.9 Update $xIndirect$

The remaining instructions are unchanged.

$$\frac{}{\forall i : X\_INSTR; LabelEnv; SizeAddr \mid} \\ i \in \text{ran } xIndirect \cup \text{ran } indirect \cup \text{ran } immediate \bullet \\ updsngl(i, \theta LabelEnv, \theta SizeAddr) = (\langle i \rangle, \theta LabelEnv)$$

## 6.5 Update seq $X\_INSTR$

The  $updseq$  function takes a sequence of instructions and applies the  $updsngl$  function to each instruction in order.

$$\frac{}{updseq : \text{seq } X\_INSTR \times LabelEnv \times SizeAddr \leftrightarrow} \\ \text{seq } X\_INSTR \times LabelEnv \\ \frac{}{\forall i : X\_INSTR; LabelEnv; SizeAddr \bullet} \\ updseq(\langle i \rangle, \theta LabelEnv, \theta SizeAddr) = \\ updsngl(i, \theta InstrLabel, \theta SizeAddr) \\ \frac{}{\forall i : X\_INSTR; I : \text{seq } X\_INSTR; LabelEnv; SizeAddr \bullet} \\ \exists I', I'' : \text{seq } X\_INSTR; LabelEnv'; LabelEnv'' \mid \\ (I', \theta LabelEnv') = updsngl(i, \theta LabelEnv, \theta SizeAddr) \\ \wedge (I'', \theta LabelEnv'') = updseq(I, \theta LabelEnv', \theta SizeAddr) \bullet \\ updseq(\langle i \rangle \frown I, \theta LabelEnv, \theta SizeAddr) = (I' \frown I'', \theta LabelEnv'')$$

## 6.6 Process module

The final processing required is to handle the application of  $updseq$  one module at a time from the sequence of modules.

Before the module is processed, the input parameter  $LabelEnv$  contains:

- $m$ , the highest label number used so far, in previous modules
- $\rho l$ , the export identifiers defined so far, mapped to their unique labels
- $used$ , the labels used so far, in previous modules

At the end of the module processing, the output contains :

- $m'$  is the highest (unlinked) label found in the module just processed, so  $m' + m$  is the new highest unique value.
- $\rho l''$ , the mapping of all exports so far, with any local definitions.  $\rho l$  is updated with any exports from this module. This set of exports is found from the *EnvDL* linker environment, which maintains all the imports and exports for each module.  $\rho l''$  is restricted to this set, and combined with the original  $\rho l$ .
- $used'$ , the labels used so far, in this and previous modules

$$\begin{array}{|l}
\hline
processM : CompModule \times ADDR \times LabelEnv \leftrightarrow \\
\quad seq X\_INSTR \times LabelEnv \\
\hline
\forall CompModule; start : ADDR; LabelEnv \bullet \\
\quad \exists InstrLabel'; \rho l'' : EnvL \mid \\
\quad \quad (I', \theta LabelEnv') = \\
\quad \quad \quad updseq(I, \langle m == 0, \rho l == \rho l, used == used \rangle, \\
\quad \quad \quad \langle \xi == \xi, n == m, size == size, start == start \rangle) \\
\quad \quad \wedge \rho l'' = \rho l \cup (\text{dom}(\rho \delta t0 \xi \triangleright \{checkOK\}) \triangleleft \rho l') \bullet \\
\quad \quad processM(\theta CompModule, start, \theta LabelEnv) = \\
\quad \quad (I', \langle m == m' + m, \rho l == \rho l'', used == used' \rangle)
\end{array}$$

The extension to a sequence of modules is the standard inductive definition.

$$\begin{array}{|l}
\hline
processMs : seq CompModule \times seq ADDR \times LabelEnv \leftrightarrow \\
\quad seq X\_INSTR \times LabelEnv \\
\hline
\forall LabelEnv \bullet processMs(\langle \rangle, \langle \rangle, \theta LabelEnv) = (\langle \rangle, \theta LabelEnv) \\
\forall cm : CompModule; M : seq CompModule; \delta : ADDR; \\
\quad \Delta : seq ADDR; LabelEnv \bullet \\
\quad \exists I', I'' : seq X\_INSTR; LabelEnv'; LabelEnv'' \mid \\
\quad \quad (I', \theta LabelEnv') = processM(cm, \delta, \theta LabelEnv) \\
\quad \quad \wedge (I'', \theta LabelEnv'') = processMs(M, \Delta, \theta LabelEnv') \bullet \\
\quad \quad processMs(\langle cm \rangle \frown M, \langle \delta \rangle \frown \Delta, \theta LabelEnv) = \\
\quad \quad (I' \frown I'', \theta LabelEnv'')
\end{array}$$

## 7 Actual Linker

### 7.1 Optimised operators

*genasp* conditionally produces code for unsigned multiplication and division, only if they are used in the program.

$$\begin{array}{|l}
 \hline
 \textit{genasp} : \mathbb{P} \textit{LABEL} \leftrightarrow \textit{seq } X\_INSTR \\
 \hline
 \forall \textit{used} : \mathbb{P} \textit{LABEL} \bullet \\
 \quad \exists I, I' : \textit{seq } X\_INSTR \mid \\
 \quad \quad I = \mathbf{if } \textit{binopfn } \textit{umul} \in \textit{used} \mathbf{then } \mathcal{O}_{UMUL} \mathbf{else } \langle \rangle \\
 \quad \quad \wedge I' = \mathbf{if } \textit{binopfn } \textit{udiv} \in \textit{used} \mathbf{then } \mathcal{O}_{UDIV} \mathbf{else } \langle \rangle \bullet \\
 \quad \textit{genasp } \textit{used} = I \wedge I'
 \end{array}$$

### 7.2 Linking

The linker takes a sequence of modules and a main module, a hardware memory map, and the size of the operator stack, and returns the linked sequence of instructions.



$$link : (\text{seq } CompModule \times CompModule) \times HwMap \times \mathbb{N} \leftrightarrow \text{seq } X\_INSTR \times MO$$

$$\forall M : \text{seq } CompModule; cm : CompModule; hw : HwMap; sizetopop : \mathbb{N} \mid LinkTypeOkay \bullet$$

$$\exists M' : \text{seq}_1 CompModule; ats : \mathbb{P} ADDR; F, F', F'' : Free; \Delta : \text{seq}_1 ADDR; I : \text{seq } X\_INSTR; LabelEnv; sizetopop' : \mathbb{N}; I'', Iop : \text{seq } X\_INSTR; \xi : ID; \mu o : MO \mid$$

$$M' = M \hat{\ } \langle cm \rangle$$

$$\wedge ats = \bigcup (\text{ran} (\bigcup (\text{ran } atsMap)))$$

$$\wedge F = blockify(hw.ram \setminus ats)$$

$$\wedge (F', topop) = assignTopOp(F, sizetopop)$$

$$\wedge (F'', \Delta) = assignMod(F', getModSize M')$$

$$\wedge 0 \notin \{topop\} \cup \text{ran } \Delta$$

$$\wedge modStart = \{ n : \text{dom } M' \bullet (M' n).\xi \mapsto \Delta n \}$$

$$\wedge compEnv = \{ n : \text{dom } M' \bullet (M' n).\xi \mapsto (M' n).pot \}$$

$$\wedge compMap = \{ n : \text{dom } M' \bullet (M' n).\xi \mapsto (M' n).\mu o \}$$

$$\wedge (I, \theta LabelEnv) =$$

$$processMs(M', \Delta,$$

$$\langle \! \langle m == firstAvailableLabel, \rho l == \emptyset, used == \emptyset \! \rangle \! \rangle$$

$$\wedge Iop = genasp used$$

$$\wedge (Iop = \langle \rangle \Rightarrow I'' = \langle \rangle)$$

$$\wedge (Iop \neq \langle \rangle \Rightarrow$$

$$(\exists CompModule; I' : \text{seq } X\_INSTR; LabelEnv' \mid$$

$$I = Iop \bullet$$

$$(I', \theta LabelEnv') =$$

$$processM(\theta CompModule, 0,$$

$$\langle \! \langle m == 0, \rho l == \emptyset, used == used \! \rangle \! \rangle$$

$$\wedge (\exists l : LABEL \setminus used' \bullet$$

$$I'' = \langle xLabel(xrg, l) \rangle \hat{\ } I' \hat{\ } \langle xLabel(xli, l) \rangle )$$

$$\wedge \text{dom } \mu o = \text{dom} (\bigcup (\text{ran } compMap))$$

$$\wedge (\forall \xi : \text{dom } compMap; l : LOCN \mid l \in \text{dom} (compMap \xi) \bullet$$

$$\mu o l = \mathbf{if} \text{ran} (compMap \xi l) \subseteq ats$$

$$\mathbf{then} compMap \xi l$$

$$\mathbf{else} \{ n : \text{dom} (compMap \xi l) \bullet$$

$$n \mapsto (modStart \xi + compMap \xi l n) \}$$

$$link((M, cm), hw, sizetopop) = (I'' \hat{\ } I, \mu o)$$

The actual linker can be considered in three parts.

1. *LinkTypeOkay* : The symbol declaration semantics, type checking semantics, and ‘AT’ allocations, are checked to be satisfactory.
2. Memory locations for ‘AT’ variables, the operator stack, and each module’s heap and stack, are assigned within the memory map. (The remaining sequence of free blocks is given by  $F''$ .)
3. If a successful memory model can be determined (no addresses equal to zero), the *processMs* function is applied, to perform the linking.
4. The last two predicates give the value of the global linked memory map; they are provided for the proof, and do not need to be implemented.

The output is the sequence of AspAL instructions produced.

The instruction processing is done in a single pass through the compiled sequence of *X\_INSTR*. The linker starts by calling *processMs*, with the sequence of start addresses for each module  $\Delta$ , the value of *topop*, an initial label of *firstAvailableLabel* (the value of *firstAvailableLabel* is set to allow space for the optimised operators’ labels, so that they are unique), an initial empty sequence of instructions, and an initial empty label map. If there are any instructions for the unsigned operators,  $Iop \neq \langle \rangle$ , a jump around them is added to the code.

Parent Section: AspAL Specification

## 8 Hexer

As detailed in the introduction section, the hexer transforms sequences of AspAL instructions into sequences of Asp instructions. This involves the removing of labelled instructions and replacing them with instructions using program instructions. The hexer operates by processing each AspAL instruction individually. Each generated Asp instruction is paired with a unique program address. This approach is used within the specification of the hexer, and at each stage the current program address and the sequence of processed Asp instructions is maintained.

$$\begin{aligned} Map &== LABEL \leftrightarrow PROG\_ADDRESS \\ SubProg &== \text{seq}(PROG\_ADDRESS \times INSTR) \end{aligned}$$

### 8.1 Semantics

The function  $map_0$  defines the mapping from labels to absolute program addresses.

$$\mid \quad map_0 : Map$$

The function is built up as the sequence of AspAL instructions is processed. Whenever a label instruction is encountered the appropriate program address is stored for the label.

The initial program address when starting a program is  $StartProg$ . Currently this is set to 0.

$$StartProg == 0$$

## 8.2 Hexing AspAL instructions

Converting  $xIndirect$  instruction: the indirect absolute goto label instruction converts into the corresponding Asp instruction **pab**.

$$\begin{array}{|l}
 \hline
 hex : X\_INSTR \mapsto \\
 \quad Map \times PROG\_ADDRESS \times SubProg \mapsto \\
 \quad \quad Map \times PROG\_ADDRESS \times SubProg \\
 \hline
 \forall m : Map; \pi : PROG\_ADDRESS; S : SubProg \bullet \\
 \quad hex(xIndirect \ xag)(m, \pi, S) = \\
 \quad \quad (m, \pi + 1, S \frown \langle (\pi, asp\_indirect \ \mathbf{pab}) \rangle)
 \end{array}$$

Converting  $xData$  instructions: these set the data register and the  $a$  and  $b$  registers to particular values. Conversion involves setting the appropriate registers with the low and high bytes of the supplied address.

$$\begin{array}{|l}
 \hline
 hex : X\_INSTR \mapsto \\
 \quad Map \times PROG\_ADDRESS \times SubProg \mapsto \\
 \quad \quad Map \times PROG\_ADDRESS \times SubProg \\
 \hline
 \forall \delta : DATA\_ADDRESS; m : Map; \pi : PROG\_ADDRESS; S : SubProg \bullet \\
 \quad hex(xData(xsdr, \delta))(m, \pi, S) = \\
 \quad \quad (m, \pi + 2, S \\
 \quad \quad \quad \frown \langle (\pi, both\_immediate(\mathbf{dix}, hiByte \ \delta)) \rangle \\
 \quad \quad \quad \frown \langle (\pi + 1, both\_immediate(\mathbf{dxi}, loByte \ \delta)) \rangle) \\
 \quad \wedge hex(xData(xlada, \delta))(m, \pi, S) = \\
 \quad \quad (m, \pi + 2, S \\
 \quad \quad \quad \frown \langle (\pi, both\_immediate(\mathbf{aldi}, hiByte \ \delta)) \rangle \\
 \quad \quad \quad \frown \langle (\pi + 1, both\_immediate(\mathbf{bldi}, loByte \ \delta)) \rangle)
 \end{array}$$

Converting  $xLabel$  instructions: In each case (except the label declaration instruction  $xli$ ) this involves using the program address corresponding to the label, found from the global  $map_0$ . This address is used to perform the required operation using Asp instructions.  $xli$  does not convert to Asp code itself; it updates the map.

$$\begin{array}{l}
hex : X\_INSTR \leftrightarrow \\
\quad Map \times PROG\_ADDRESS \times SubProg \leftrightarrow \\
\quad Map \times PROG\_ADDRESS \times SubProg \\
\hline
\forall l : LABEL; m : Map; \pi : PROG\_ADDRESS; S : SubProg \bullet \\
\quad \exists \delta : DATA\_ADDRESS \mid \delta = map_0 l \bullet \\
\quad hex(xLabel(xrja, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 1, S \\
\quad \quad \quad \wedge \langle (\pi, asp\_immediate(cappi, \delta - \pi)) \rangle) \\
\quad \wedge hex(xLabel(xrjb, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 1, S \\
\quad \quad \quad \wedge \langle (\pi, asp\_immediate(cbppi, \delta - \pi)) \rangle) \\
\quad \wedge hex(xLabel(xrjal, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 5, S \wedge \langle (\pi, both\_indirect nca) \rangle) \\
\quad \quad \quad \wedge \langle (\pi + 1, asp\_immediate(cappi, 4)) \rangle \\
\quad \quad \quad \wedge \langle (\pi + 2, both\_immediate(alldi, hiByte \delta)) \rangle \\
\quad \quad \quad \wedge \langle (\pi + 3, both\_immediate(bldi, loByte \delta)) \rangle \\
\quad \quad \quad \wedge \langle (\pi + 4, asp\_indirect pab) \rangle) \\
\quad \wedge hex(xLabel(xrjbl, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 5, S \wedge \langle (\pi, both\_indirect ncb) \rangle) \\
\quad \quad \quad \wedge \langle (\pi + 1, asp\_immediate(cbppi, 4)) \rangle \\
\quad \quad \quad \wedge \langle (\pi + 2, both\_immediate(alldi, hiByte \delta)) \rangle \\
\quad \quad \quad \wedge \langle (\pi + 3, both\_immediate(bldi, loByte \delta)) \rangle \\
\quad \quad \quad \wedge \langle (\pi + 4, asp\_indirect pab) \rangle) \\
\quad \wedge hex(xLabel(xrg, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 3, S \\
\quad \quad \quad \wedge \langle (\pi, both\_immediate(alldi, hiByte \delta)) \rangle) \\
\quad \quad \quad \wedge \langle (\pi + 1, both\_immediate(bldi, loByte \delta)) \rangle) \\
\quad \quad \quad \wedge \langle (\pi + 2, asp\_indirect pab) \rangle) \\
\quad \wedge hex(xLabel(xrgs, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 1, S \\
\quad \quad \quad \wedge \langle (\pi, asp\_immediate(ppi, \delta - \pi)) \rangle) \\
\quad \wedge hex(xLabel(xll, l))(m, \pi, S) = \\
\quad \quad (m, \pi + 2, S \\
\quad \quad \quad \wedge \langle (\pi, both\_immediate(alldi, hiByte \delta)) \rangle) \\
\quad \quad \quad \wedge \langle (\pi + 1, both\_immediate(bldi, loByte \delta)) \rangle) \\
\forall l : LABEL; m : Map; \pi : PROG\_ADDRESS; S : SubProg \bullet \\
\quad hex(xLabel(xli, l))(m, \pi, S) = (m \cup \{l \mapsto \pi\}, \pi, S)
\end{array}$$

### 8.3 Hexing common instructions

This deals with the common Asp and AspAL instructions.

$$\begin{array}{l}
 \text{hex} : X\_INSTR \leftrightarrow \\
 \quad \text{Map} \times \text{PROG\_ADDRESS} \times \text{SubProg} \leftrightarrow \\
 \quad \text{Map} \times \text{PROG\_ADDRESS} \times \text{SubProg} \\
 \hline
 \forall i : \text{IMMED\_INSTR} \times \text{BYTE}; m : \text{Map}; \pi : \text{PROG\_ADDRESS}; \\
 \quad S : \text{SubProg} \bullet \\
 \quad \text{hex}(\text{immediate } i)(m, \pi, S) = \\
 \quad (m, \pi + 1, S \hat{\wedge} \langle (\pi, \text{both\_immediate } i) \rangle) \\
 \forall i : \text{INDIRECT\_INSTR}; m : \text{Map}; \pi : \text{PROG\_ADDRESS}; \\
 \quad S : \text{SubProg} \bullet \\
 \quad \text{hex}(\text{indirect } i)(m, \pi, S) = \\
 \quad (m, \pi + 1, S \hat{\wedge} \langle (\pi, \text{both\_indirect } i) \rangle)
 \end{array}$$

### 8.4 Multiple instruction processing

The *hexS* function handles sequences of AspAL instructions. This calls the *hex* function for each instruction and supplies the output to the next call.

$$\begin{array}{l}
 \text{hexS} : \text{seq } X\_INSTR \leftrightarrow \\
 \quad \text{Map} \times \text{PROG\_ADDRESS} \times \text{SubProg} \leftrightarrow \\
 \quad \text{Map} \times \text{PROG\_ADDRESS} \times \text{SubProg} \\
 \hline
 \forall m : \text{Map}; \pi : \text{PROG\_ADDRESS}; S : \text{SubProg} \bullet \\
 \quad \text{hexS} \langle \rangle (m, \pi, S) = (m, \pi, S) \\
 \forall I : \text{seq } X\_INSTR; i : X\_INSTR; m : \text{Map}; \\
 \quad \pi : \text{PROG\_ADDRESS}; S : \text{SubProg} \bullet \\
 \quad \text{hexS}(\langle i \rangle \hat{\wedge} I)(m, \pi, S) = \text{hexS } I (\text{hex } i (m, \pi, S))
 \end{array}$$

### 8.5 Hexer implementation

The hexer operates by calling the *hexS* function with an initial empty map, the starting program address, and the initial empty Asp sequence. The

generated pairs of program addresses and Asp instructions is the output. (Note that this definition also sets the value of  $map_0$ .)

$$\begin{array}{|l}
 \hline
 \text{hexer} : \text{seq}_1 X\_INSTR \rightarrow \text{SubProg} \\
 \hline
 \forall I : \text{seq}_1 X\_INSTR \bullet \\
 \quad \exists \pi : \text{PROG\_ADDRESS}; S : \text{SubProg} \mid \\
 \quad \quad (map_0, \pi, S) = \text{hexS } I(\emptyset, \text{StartProg}, \langle \rangle) \bullet \\
 \quad \quad \text{hexer } I = S
 \end{array}$$

## References

- [Formaliser]    Susan Stepney. *The Formaliser Manual*. Logica.
- [ISO-Z]    ISO/IEC 13568. *Information Technology—Z Formal Specification Notation—Syntax, Type System and Semantics*. 2002.
- [Spivey 1992]    J. Michael Spivey. *The Z Notation: a Reference Manual*. Prentice Hall, 2nd edition, 1992.
- [Stepney *et al.* 1991]    Susan Stepney, Dave Whitley, David Cooper, and Colin Grant. A demonstrably correct compiler. *BCS Formal Aspects of Computing*, 3:58–101, 1991.
- [Stepney 1993]    Susan Stepney. *High Integrity Compilation: A Case Study*. Prentice Hall, 1993.
- [Stepney 1998]    Susan Stepney. Incremental development of a high integrity compiler: experience from an industrial development. In *Third IEEE High-Assurance Systems Engineering Symposium (HASE'98), Washington DC*, 1998.
- [Stringer-Calvert *et al.* 1997]    David W.J. Stringer-Calvert, Susan Stepney, and Ian Wand. Using PVS to prove a Z refinement: A case study. In John Fitzgerald, Cliff B. Jones, and Peter Lucas, editors, *FME '97: Formal Methods: Their Industrial Application and Strengthened Foundations*, number 1313 in Lecture Notes in Computer Science, pages 573–588. Springer Verlag, September 1997.



## Index

*assignMod*, 9  
*assignTopOp*, 8  
*assignVal*, 9  
*atsMap*, 10  
  
*blockify*, 7  
  
*compEnv*, 10  
*compMap*, 10  
  
 $\mathcal{D}_L$ , 12  
 $\mathcal{D}_{LM}$ , 11  
 $\mathcal{D}_{LM^*}$ , 11  
  
*EnvL*, 16  
  
*Free*, 6  
*freesize*, 7  
  
*genasp*, 24  
*getAts*, 7  
*getModSize*, 7  
  
*hex*, 28, 30  
*hexer*, 31  
*hexS*, 30  
*HwMap*, 14  
  
*immediate*, 21  
*indirect*, 21  
  
*link*, 24  
*LinkDeclOkay*, 12  
*LinkTypeOkay*, 14  
  
*Map*, 27  
*map<sub>0</sub>*, 27, 31  
  
*maxAddr*, *HwMap*, 14  
*minAddr*, *HwMap*, 14  
*modStart*, 10  
  
*nvrmapMap*, *HwMap*, 14  
  
*processM*, 23  
*processMs*, 23  
  
*ram*, *HwMap*, 14  
*readOnlyMap*, *HwMap*, 14  
  
*StartProg*, 27  
*SubProg*, 27  
  
 $\mathcal{T}_L$ , 13  
 $\mathcal{T}_{LM}$ , 13  
 $\mathcal{T}_{LM^*}$ , 13  
*topop*, 10  
  
*upddata*, 17  
*updparam*, 17  
*updseq*, 22  
*updsngl*, 18  
  
*voidMap*, *HwMap*, 14  
*writeOnlyMap*, *HwMap*, 14  
  
*xBvar*, 19  
*xCall*, 21  
*xCallOp*, 21  
*xConst*, 20  
*xData*, 17, 18  
*xIndirect*, 21  
*xLabel*, 19  
*xPa*, 21  
*xProc*, 18